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ABSTRACT 
Metal-insulator-semiconductor switches (MISS), in which the 'I' denotes some form 
of thin semi-insulating layer and the semiconductor part consists of a pn junction, are 
part of the general class of regenerative switching devices which includes the thyristor. 
The switching behaviour of the MISS derives from the ability of the MIS junction to 
exhibit current gain and to exist in two modes, deep depletion and inversion. In this 
thesis, a general model for the regenerative switching is proposed after investigating 
the properties of the MIS junction both theoretically and experimentally. Results from 
MIS diodes with tunnelling-thickness oxide I-layers indicate that interface states play a 
dominant role in their electrical behaviour and that the uniformity of the oxide is poor, 
giving rise to a large spread in the current-voltage characteristics. Subsequently, the 
epitaxial form of the MISS device is investigated and in particular the importance of 
isolation of the pn junction. It is concluded that spreading effects set a practical lower 
limit to the device dimensions, making the epitaxial form unsuitable for microelectronic 
applications. An alternative semi-insulator, 'silicon-rich oxide' (SRO) is introduced 
as an optional I-layer with possibly greater integrity than tunnel oxide. MIS diodes 
formed with SRO are shown to have very similar properties to tunnelling diodes. Large 
area devices fabricated using this material are surprisingly discovered to exhibit stable 
negative differential resistance (NDR). Although this discovery at first appears to be 
contrary to normal circuit stability criteria and to the regenerative feedback model 
itself, both of these points are resolved. It is shown that the frequency of oscillation 
of an unstable device is controlled by the external circuit. Then it is proposed that if 
this frequency is greater than the maximum frequency of operation of the regenerative 
mechanism, stable NDR is observed. In the final chapter, alternative lateral MISS 
structures which should overcome the geometrical limitations of epitaxial devices are 
discussed. 
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CHAPTER ONE 
Introduction 
1.1 Regenerative Switching Devices 
The appearance of the first alloyed junction transistor in 1950 marked the begin-
ning of the modern era of solid state electronics. For the first time, the function of 
amplification, which is fundamental to most electronic systems, could be achieved using 
a completely solid device. Transistors consequently superseded the bulky, unreliable 
and power-hungry vacuum tubes which had served for the previous 40 years. The new 
devices relied for their operation on the simultaneous transport of particles of both po-
larities (electrons and holes) through semiconducting material and were consequently 
termed 'bipolar'. 
The arrival of the bipolar junction transistor (BJT) was followed very soon after, 
in 1952, by the Shockley diode (silicon controlled rectifier or thyristor). This four layer 
p-n-p-n structure brought the possibility of regenerative switching in the solid state and 
thus replaced the vacuum thyratron. Regenerative switching devices (RSDs) exhibit 
two stable states in their current-voltage characteristics due to the interaction of two 
amplifying mechanisms in the form of a feedback loop. A high impedance 'off'-state is 
separated from a low impedance 'on'-state by a zone of negative differential resistance 
(NDR) as shown in figure 1.1. The thyristor is therefore a solid state switch with 
memory; once switched on, the device remains in that state until its current supply 
is reduced below the holding current (IH) indicated in the figure. Furthermore, the 
voltage at which the device switches (Vs) may be controlled by the application of a 
small 'gating' current through one of the intermediate layers in its p-n-p-n structure. 
The obvious application of such an effect is the control of the transmission of electrical 
power to a load such as a motor or light source and the principle market for thyristors is 
indeed power electronics. Although control of power has become very much the domain 
of the thyristor, its possible use as a digital memory device has not gone unnoticed. 
Any device with two stable conductive states is inherently capable of Boolean data 
retention. Moreover, the memory effect in an RSD is of a static nature. Once the 
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Figure 1.1; The 'S-type' or 'current-controlled' switching characteristic 
of a Regenerative Switching Device. 
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Figure 1.2; The basic structure of a conventional Metal-Insulator-
Semiconductor Switch (MISS) 
device is established in one or other of its conductive states, it remains in that state 
(assuming its electrical supply is maintained) without the need to be 'refreshed'. The 
lack of success of the thyristor as a memory device is in part due to its slow switching 
speed but perhaps of greater significance is the incompatibility of its four-layer structure 
with established integrated circuit fabrication techniques. 
1.2 The MISS 
Twenty years after the development of the thyristor, a new semiconductor device, 
of much simpler construction, was ·found to exhibit two states of conduction in the 
same manner as RSDs. Yamamoto and Morimoto(1J , found, quite by accident, that an 
epitaxial p-n junction on which they were working displayed a switching characteristic 
when under forward bias. They attributed this effect to the presence of a thin insulating 
layer between the top metal contact and the n-type layer. Subsequently the device 
became known as a 'Metal-Insulator-Semiconductor Switch' or MISS. The structure of 
a conventional MISS of this type is shown schematically in figure 1.2. At about that 
time, the discovery that a MIS junction might be capable of current amplification was 
also creating some interest. (21 However, it was not until four years later that it was 
suggested that the switching mechanism in the MISS was regenerative. (31 
The MISS was experimentally found to be much faster than the thyristor with turn-
on times of a few nS reported (31 [4J • In addition, the simplicity of its construction 
made it ideally suited to microelectronic applications. For instance, in semiconductor 
memory, a single MISS (with two MOS transistors for loading and addressing) could 
replace the six MOS transistors required to form a static random access memory (SRAM) 
cell (sJ Operated in its 'unstable' NDR region by a simple biasing circuit, the MISS may 
behave as a relaxation oscillator(sJ with potentially large dynamic range and very small 
geometry. (sJ Also, being highly sensitive to illumination, it can be turned on by an 
optical pulse and thus shows promise as an optoelectronic switching device. !71 
Why then, it must be asked, does the MISS remain little more than the subject of 
scientific curiosity 17 years after its discovery? 
In part it might be said that the reason is historical. The BJT and subsequently the 
Schockley diode were developed at Bell Labs between 1945-50 on the basis of sound 
semiconductor theory by a team who had as a specific goal the realisation of a solid-
state amplifier. In contrast, the MISS was discovered, with the result that experiment 
2 
preceded theory and has continued to do so ever since. Looking back to the late 70's 
it may be seen that theoretical progress was thwarted by the assertion of El-Badry 
and Simmons [sJ that the interaction between the MIS and pn junctions was based on 
either punch through of their depletion regions or avalanching in the reverse biased 
MIS junction, both of which were well known first breakdown phenomena in BJTs. 
This tended to divert attention from the regenerative switching theories advanced the 
previOus year. 
Meanwhile, experimental development continued apace but without the guidance of 
a sound theoretical understanding. Kroger and Wegener[9J • reported successful use of a 
variety of semi-insulating layers; SiOxNy (15-60A), amorphous Si (200-2000A) polycrys-
talline Si (103-104A) and amorphous Ge (40-400A) as well as tunnelling thickness oxide, 
Si02 (20-45A) and of several MIS contact metals including chromium, aluminium and 
molybdenum. In addition, they found no basic assymetry in the 1-V characteristics of 
the complimentary M-I-n-p and M-I-p-n structures nor did it appear to matter whether 
the pn junction was epitaxial or diffused. Thus, by 1978 the generality of the switching 
phenomenon had been established. 
Since then, a large amount of experimental data, often conflicting, has accumulated 
but without a sound theory to explain it. More recently, concepts of gain and regen-
erative feedback have enjoyed something of a revival in a series of review papers [10- 121 • 
Meanwhile, however, silicon MOS technology has continued to advance at a remarkable 
pace. The single transistor RAM cell was developed in 1976[131 and 1 Megabit memory 
chips are now feasible, obviating any benefits the MISS might have brought in 1972. 
Most other proposed functions of the MISS, such as in oscillators and charge-transfer 
type devices, may also now be performed with speed and efficiency by MOS transistor 
circuitry. 
It is against this historical background that this work was embarked upon in 1983. 
Although by no means all the questions have been answered, it is hoped that this thesis, 
by means of informed theoretical and experimental enquiry, goes some way towards 
resolving the remaining confusion which surrounds the MISS and points the way to 
future developments. 
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1.3 Thesis Outline 
In view of the stated generality of the switching phenomenon in MISS devices, it is 
intended to keep the discussion as general as possible. However, the use of tunnel oxide 
!-layers has been predominant in this, as in past studies. Tunnelling is perhaps the 
best understood of the possible mechanisms of conduction through insulating films and 
hence much of the theoretical discussion will concentrate on this MIS system. Despite 
this, it should hopefully remain apparent that the switching processes described do not 
depend on any particular conduction regime. 
A first-order theoretical treatment of the MIS diode is given in chapter 2 followed by 
an experimental study of the tunnel oxide MIS. Chapter 4 then deals with the theoretical 
models of the MISS. Starting from a well established steady state description of the 
device, a more complete regenerative feedback model is proposed in which it is suggested 
that the MIS diode itself behaves as a bipolar transistor when switching occurs. This new 
approach conceptually brings the MISS into the fold of RSDs, alongside the thyristor and 
hopefully removes any remaining doubts about the nature of the switching mechanism. 
In chapter 5, an experimental study of the epitaxial MISS is reported with a view 
to assessing the potential for scaling down the device for microelectronic applications. 
It is concluded that the epitaxial MISS is fundamentally unsuited to implementation 
in very large-scale integrated circuits and that tunnel oxide is unlikely to offer either 
reproducibility or stability in manufactured devices. An alternative semi-insulating 
material, silicon-rich oxide (SRO) is introduced in chapter 6. This material has already 
found widespread use in integrated circuits both as a passivation layer for high voltage 
bipolar I.C.s[141 and as a charge injection layer for electrically-alterable memories[151 but 
at the time of these studies, its application to MISS devices was novel. 
Some remarkable experimental observations made in the course of assessing SRO 
layers for MISS devices are presented in chapter 7. Although these discoveries seem at 
first to conflict with the regenerative switching model previously espoused, the introduc-
tion of a new concept, negative differential capacitance, together with a consideration 
of frequency limitations of MISS devices lead to a successful resolution. 
Finally, by way of a conclusion in chapter 8, new lateral forms of the device which 
are more efficient and more amenable to integration are proposed with the support of 
preliminary experimental results. 
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CHAPTER TWO 
Theory of the Non-Equilibrium MIS Diode 
2.1 Introduction 
Several variants of the MIS switching device have been reported, as discussed in 
the introduction to this thesis. A feature common to all these structures is the reverse 
biased MIS diode where the 'I' represents some form of thin semi-insulating layer. When 
the 1-layer is sufficiently conductive, communication becomes possible between the sea 
of electrons up to the Fermi level in the metal and the conduction and valence bands in 
the semiconductor. Net fluxes of electrons and holes therefore become possible when the 
device is under bias and the concentration of minority carriers in the MIS depletion layer 
may depart from its thermal equilibrium value. It \\'ill become clear that it is this ability 
of the MIS diode to depart from thermodynamic equilibrium which forms the basis of 
the switching phenomenon in MISS devices. For tunnelling-thickness oxide layers the 
transition from equilibrium to 'disequilibrium' behaviour occurs for thicknesses below 
about 60A, at which quantum mechanical tunnelling becomes significant. Polysilicon, 
SIPOS, SRO and SnOx are examples of materials that exhibit sizeable conduction and 
thus provide for non-equilibrium MIS diodes with !-layer thicknesses in the range 200 
to 2000A. In order to appreciate the importance of deviations from thermodynamic 
equilibrium, an equilibrium MIS diode with a non-transparent insulating layer (a MIS 
capacitor) will first be considered. 
2.2 Equilibrium MIS Diodes 
Silicon dioxide layers thicker than a few hundred Angstroms present an almost infi-
nite impedance to current flow and are fundamental to gate control in MOS transistors 
(MOST). Due to the immense importance of the MOST to the world microelectronics 
industry, the metal-oxide-semiconductor structure has become perhaps the most widely 
researched and technologically developed of all solid state devices. 
6 
2.2.1 The MIS Diode Under Zero Bias. 
The energy band diagram of a MIS diode with a non-conductive I-layer (not neces-
sarily oxide) and n-type semiconductor is shown in figure 2.1. In general, at zero bias 
the bands in the semiconductor will not be flat, figure 2.1( a), due to the combination 
of metal-semiconductor work function difference and the electrostatic effect of charges 
existing both at the insulator-semiconductor (I-S) interface and within the insulator 
itself. 
The situation can be described by; 
dins 
VFB = <Pm- <Ps----. p.dx Qss 1 J 
Gins Gins 
(2.1) 
0 
where Vp B is the voltage required to establish the flat band condition shown in figure 
2.1(b). <Pm and <Ps are the metal and semiconductor work functions, Q88 the density of 
interface trapped charge and p the bulk density of trapped charge in the oxide. 
2.2.2 MIS Diodes Under Reverse Bias. 
A MIS diode may be considered to b under reverse bias when a potential difference 
is applied across its terminals in the sense which causes repulsion of majority carriers 
from the semiconductor surface. As such, a negative bias would have to be applied to 
the metal of a M-1-Si(n) structure to achieve this condition. 
The effect of a reverse bias is then to deplete the semiconductor surface of majority 
carriers, leaving a space charge layer of uncompensated donor ions as shown in figure 
2.1(c). As a consequence, the semiconductor bands are bent in this region by an amount 
'1/J(x) which is given by Poissons equation; 
(2.2) 
Here, N D + is the concentration of fixed, positively charged ionised donors in the depleted 
region which, at room temperature, may be considered as simply equal to the doping 
concentration, N D. p( x) and n( x) represent the volume densities of free holes and 
electrons as functions of distance in the depletion layer. As the !-layer prevents any 
7 
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Figure 2.1; Band diagram of a MIS(n) diode under conditions of 
(a) Zero bias, (b) Flat bands and (c) Reverse bias. 
steady state current flow, the carriers remain in thermal equilibrium with the lattice. 
Their quasi Fermi levels thus remain equal and identical to the Fermi level of the neutral 
n-type bulk, EFn, which lies flat throughout the surface depletion region. In such a case, 
the electron and hole densities in the depletion layer are given respectively by; 
(2.3) 
(2.4) 
where 7/J(x) is negative and Vr = kT/q ~ 25mV at room temperature. 
Inn-type material at room temperature, ni2 /Nn ~ Nn such that, prior to the onset 
of surface inversion, p(x) ~ Nn. Also, for values of'lj;(x) > 3.Vr, n(x)---+ 0 which allows 
expression (2.2) to be simplified to; 
(2.5) 
This corresponds to the so-called 'depletion approximation' in which the distribution of 
ionised donors is assumed to be a step-function, their density falling abruptly to zero at 
the depletion edge defined as x = W s. 
The total potential across the MIS structure, VMJS, is the sum of the drops across 
the insulator and surface depletion region plus the correction for the flat band voltage; 
(2.6) 
7/Js is defined as the surface potential and represents the total band bending at the 
semiconductor surface. It can be obtained by integration of (2.5), taking as boundary 
conditions the limits 7/J(O) = 7/Js and 7/J(Ws) = 0; 
(2.7) 
Vins, the voltage dropped across the insulator, is related to the field at the semiconduc-
tor surface, £8 , by the so-called 'charge neutrality equation' which is an expression of 
8 
continuity of the displacement vector at the I-S interface; 
(2.8) 
An approximate expression for the surface field, £8 , is derived in Appendix B. In the 
absence of any inversion charge, this becomes simply; 
Es = -(2kT.Nn)1/2·('1/Js)1/2 
fs€0 Vr 
(2.9) 
for a MIS diode in depletion. 
2.2.3 Inversion in MIS Diodes. 
As the applied potential across a reverse biased MIS diode is raised, '1/Js will increase 
and the depletion region will continue to extend until the onset of strong inversion. 
This is considered to occur when the concentration of minority carriers at the semicon-
ductor surface becomes equal to the majority carrier concentration in the bulk. Thus, 
substituting p(O) = nno = Nn into (2.4); 
,P s( strong inversion) = Vr.ln ( ~:;') = ~ .( EFn - E;) = 2.</> Fn (2.10) 
The presence of an inversion layer at the surface prevents any further growth of the 
depletion layer thickness with increasing reverse potential. In inversion, any increase in 
oxide field is satisfied by an increase in the inversion layer charge, p(O) rather than in 
the number of exposed donor ions. Thus the surface potential reaches a maximum; 
'1/Jmax = '1/Js(strong inversion) = 2.¢Fn (2.11) 
and the second term becomes important in the expression for the surface field from 
Appendix B; 
(. . ) 2kT.Nn '1/Jmax p(O ( ) 
1/2 ( ) ) 1/2 
Es mverswn = - . --u- + -N 
fsfo YT V 
(2.12) 
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In conclusion then, for· an equilibrium MIS diode; 
(i) No net currents flow and the carriers remain in thermal equilibrium with the 
semiconductor. 
(ii)In the steady state, the semiconductor surface becomes inverted when the applied 
bias is sufficient to give rise to a surface potential equal to 2</JFn· 
(ii) Vins, 'lj;s and p(O) are related through the charge neutrality condition. 
2.3 The Non-Equilibrium MIS Diode 
When the insulating layer in a MIS structure is sufficiently conductive, passage of 
electrons between the semiconductor and the metal becomes possible and net currents 
may flow. In the case of a tunnelling thickness oxide on silicon, figure 2.2, electrons 
making a tunnel transition between the metal and the semiconductor conduction band 
constitute an electron tunnel current, JNT while those tunnelling into the valence band 
are equivalent to a hole current, Jpr in the reverse direction. It is also possible for 
electrons to tunnel in either direction between the metal and bound states at the I-
S interface. This flux will constitute a net hole or electron current, Jsr, depending 
on the type and energy of the interface states and on the position of the metal Fermi 
level. Equivalent currents to Jpr, JNT and Jsr also pass through silicon-rich oxide, the 
other semi-insulating material of interest in this thesis. Before describing the relevant 
conduction theories, the electrostatic consequences of leakage through the insulator will 
first be considered. 
2.3.1 Disequilibrium In Reverse Bias. 
In a MIS(n) diode, leakage of holes through the insulating layer will cause the hole 
density in the depletion layer, as given by (2.4), to fall below its thermal equilibrium 
valuel1J • As such, the quasi Fermi level, Epp, which describes the hole density will 
become separated from the bulk Fermi level EFn in the depletion layer. The amount of 
splitting of the Fermi levels, defined as ~ = (EFp- Epn) (figure 2.2) is thus a measure 
of the degree of thermodynamic disequilibrium in this region and is sometimes referred 
to as the 'disequilibrium potential'l2J • 
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Figure 2.2; Band diagram of a deeply-depleted non-equilibrium MIS(n) diode, 
showing the band-to-band electron and hole tunnel currents. 
The carrier concentrations in the depletion layer become; 
(
EFn- Ei(x)) r (-1/J(x)) 
n(x)=ni.exp kT =.1\n.exp Vr (2.13) 
( ) _ . (Ei(x)- Epp) _ ni
2 (1/J(x)- ~) 
p x - nl. exp kT - N D . exp Vr (2.14) 
The magnitude of e will be a function of the detailed balance between the rates of 
supply of holes to and from the depletion region. For a MIS diode in isolation, the main 
sources of holes are thermal and optical generation in the depletion layer. As such the 
hole current may be termed 'semiconductor limited'. The contribution from the neutral 
semiconductor bulk will consist of only those holes generated within a diffusion length 
of the depletion edge ( x = W s) which are collected by the surface field before they 
recombine. 
However, any source of extra hole current will alter the detailed balance existing at 
the MIS junction and, if sufficiently large, may force the condition at the semiconductor 
surface closer to thermal equilibrium. For example, a MIS(n) diode biased into deep 
depletion in the dark may be strongly influenced by illumination. This can increase 
the supply of holes to the surface by generation of carriers in the depletion region and 
potentially give rise to a degree of surface inversion with a consequent contraction of 
the depletion region. 
Departure from thermal equilibrium allows the reverse biassed MIS to enter a deeply 
depleted state where 1/Js exceeds the limit normally set by strong inversion, (2.10). 
Assuming the supply of minority carriers remains limited, the depletion region is able 
to extend further into the neutral region as the reverse bias is increased. In this case, 
the growth is eventually limited by either; 
(i) breakdown of the insulating layer at high field as, from (2.8), Es and hence Vins 
will also be increasing; 
(ii) where Nn exceeds about 1016cm-3 , avalanching in the high depletion field near 
the surface or; 
(iii) where Nn exceeds about 1018cm-3 , band-to-band tunneling (Zener breakdown) 
due to the high surface field. 
Condition (ii) in fact corresponds to the switching condition i~ bistable MIS diodes 
which have been reported by Hayashi (J! and Lai et. al. [4! . 
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2.4 Generation in the Surface Depletion Layer 
In the absence of injection of minority carriers by any other means, the minority 
current flow in a MIS diode will be principally controlled by generation of holes in the 
surface depletion region. Generation and recombination occur via traps in semicon-
ductors and both mechanisms are favoured for traps lying at mid-gap, such that their 
energy Et = Ei. In neutral material in equilibrium, the rate of generation is identical 
to the rate of recombination. However, where a field exists such as in a depletion re-
gion, generated carriers are swept away before they can recombine and a net generation 
current arises. 
From classical Schockley-Read-Hall (SRH) statistics the rate of recombination/ gen-
eration is given by; 
rr 1 p.n- ni2 
UGR= -. 
TGR p + n + 2ni 
(2.15) 
Here TGR is the recombination lifetime defined as TGR = (u.vth·Nt)- 1 where u is the 
capture cross section of the traps, Vth the thermal velocity and Nt the trap concentration. 
The generation current Ic, is in general obtained by the integration; 
Ic = q.j~ U.dx (2.16) 
Assuming the generation process occurs uniformly throughout the depletion region, a 
simple solution for Ic is then; 
(2.17) 
However, it has been pointed out [2J that since the recombination process is greatest 
for traps located at mid-gap, it is probably more realistic to consider only those traps 
with energy Et = Ei. Thus, in a deeply depleted non-equilibrium MIS diode, nearly all 
the generation will occur in the zone where Ei lies between EFn and Epp, as shown in 
figure 2.3. As a consequence, Ic should only be evaluated between these limits; 
(2.18) 
where Xn = E9 f2q- ¢Fn· This integral ha.s been solved [21 to obtain an approximate 
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Figure 2.3; The effective width of the generation region in the 
surface depletion layer which is a function of the 
degree of disequilibrium, as represented by t. 
expresswn; 
1 _ ni.LD 1-exp(-~/VT) [ . ('1/Js _ Xn j__ ) 1/2 _ (Xn __ 1 ) 1/2] a-q. . ( c; TJ: ). mtn u 1,u + u 1 u 1 n2 
'TGR 1 + exp -~ 2vT VT VT VT vT 
(2.19) 
where min implies the minimum of the two arguments applies. 
As a consequence, the generation current will in general be less than would arise 
if the generation process was occurring uniformly throughout the depletion region, as 
given by expression (2.17). 
2.5 Tunnelling Currents Through Thin Oxides. 
2.5.1 Introduction. 
Initial studies ofthe nature of tunnelling in metal-tunnel oxide-semiconductor diodes 
were undertaken in the early seventies [s-sJ when there was some interest in the current 
multiplication effect such junctions may provide. It was appreciated early in the devel-
opment of the theory that tunnelling between the metal and interface states could not 
be neglected in relation to direct tunnelling to the semiconductor bands[sJ . The first 
order theory to be presented here is essentially that of Green and Shewchun [sJ and is 
subject to a number of approximations; 
(i) The energy barrier presented by the thin oxide is considered to be trapezoidal, as 
represented in figure 2.2. Image force effects[9J and non-abrupt interfaces, which tend 
to reduce the barrier height at the edges by rounding the sharp changes in potential, 
are neglected. 
(ii) The tunnelling probability is assumed to be independent of the field in the 
insulator and thus of the shape of the barrier. In most theoretical works, it is ascribed 
a constant value corresponding to that of an ideal rectangular barrier with zero field. 
(iii) Electrons tunnel independently so there is no interaction between their wave-
functions. 
(iv) The WKB approximation for the tunnelling transmission coefficient is invoked. 
(v) Reflections of electrons at the insulator-semiconductor and insulator-metal in-
terfaces are neglected. 
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2.5.2. Electron Tunnel Current. 
The net flux of electrons from the metal to the semiconductor conduction band, as 
derived by Green and Shewchun [sJ , consists of the forward flux, lm-.c, less that in the 
reverse sense, lc-.m giving; 
_ 2 1/2 . [ (EFn- Eco) (EFm- Eco)] !NT- Ae.T . exp( -xe .dms)· F1 kT - F1 kT 
where 
A _ ffite·k 2 
e-q.2 2~3 
.7r .n 
(2.20) 
(2.21) 
is the Richardson constant for electrons with mte, the effective electron mass trans-
verse to the insulator barrier. F1 are Fermi-Dirac integrals of order one and may be 
approximated by exponentials [sJ if the argument is negative 
i.e.F1(x) -t exp(x) V a< 0. 
The term exp( -xe 112 .dins) represents the tunnel transition probability where (x!/2 .dins) 
is the tunnel attenuation factor in which Xe represents the nominal barrier height faced 
by the electrons. 
From the band diagram, figure 2.2, it can be seen that (EFn- Eco) = -q.('I/Js+<PFn) 
and (EFm- Eco) = q(VMIS- VFB- '1/Js- <PFn)· Consequently, the expression for the 
electron tunnel current becomes; 
I I [ (
'1/Js + <fJFn) ('1/Js + ¢Fn- VMIS + VFB)] NT = - NT0 exp - - exp -VT VT (2.22) 
In the case of reasonably large reverse bias, such that '1/Js ~ VT, the first expo-
nential term may be neglected. Then, substituting for VMIS from (2.6), !NT may be 
approximated by; 
I ( ) I ( Y'ins - <PFn) NT rev =- NTo· exp VT (2.23) 
The majority carrier current in reverse bias is thus principally a function of the insulator 
potential drop Vins which is given by equation (2.8). 
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Under a forward bias Vfwd however, the second term in (2.22) may be neglected 
for Vtwd > 3. VT and the electron current becomes, in terms of the various device 
potentials; [61 
(2.24) 
For the purpose of converting this expression into an empirical diode equation, Card and 
Rhoderick[6J introduce the thermionic, or Schottky barrier, potential ¢Bn = 'I/J2 + ¢Fn, 
where 'l/J2 is the surface potential under zero bias, such that; 
(2.25) 
They also define an ideality factor n which allows the change in surface potential, tl'ljJ8 , 
to be expressed in terms of the total applied potential; 
n = [fl'l/Js] -l = [ 1 + Cdep + C!:] 
Vfwd Cox + Css (2.26) 
Here, Cdep and Cox are respectively the depletion layer and oxide capacitances and 
Cf: = q.N}'! and C! = q.N8~ are the interface state capacitances corresponding to 
states in equilibrium with the metal (M) and semiconductor conduction band (S). This 
relation for n may be determined from the equivalent circuit for the MIS diode shown 
in figure 2.4. Equation (2.24) may then be reduced to;[6J 
(2.27) 
2.5.3.Hole Tunnel Current. 
The expression for the hole tunnel current is similarly composed of two terms; 
2 1/2 [ (Evo- Epp) (Evo- Epm)] lpT = Ah.T . exp -xh .dins· F1 kT - F1 kT (2.28) 
where Ah is the Richardson constant for holes, given by an equivalent expression to 
(2.21). 
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Figure 2.4; Small-signal equivalent circuit of the tunnelling MIS diode 
showing the partition of the potential across the device. 
Noting that the hole concentration at the silicon surface is given by the expression 
p(O) = Nv exp[(Evo- EFp)/kT], where Nv is the density of states in the valence band, 
(2.28) may be stated alternatively as; 
I _I p(O) [l _ (EFp- EFm)] 
PT - PTa· Nv · kT (2.29) 
where Ipr0 = Ah.T2. exp -xh 112 .dins As such, the minority carrier current under reverse 
bias is dependent on the equilibrium concentration of minority carriers at the surface 
which is in turn a function of the disequilibrium at the surface represented by e. The 
latter is determined by the detailed balance between the rates of their supply to and 
removal from the surface as discussed in section 2.3.1. 
2.5.4. Tunnelling Via Surface States. 
The electrostatic effect of surface state charge on the band bending in the MIS 
system has already been discussed in section 2.2.1. Surface states also play a part 
in charge transfer within the device through two mechanisms which are represented 
diagramatically in figure 2.5; 
(i) They provide a spatially concentrated region of recombination-generation centres 
which contribute to the total current without involving a tunnel transition. 
(ii) They can allow tunnelling transitions between the metal and the semiconductor 
which constitute a current in parallel with the band-to-band tunnel currents INT and 
Ipr. 
Surface states are categorised as donor or acceptor type depending on whether they 
are associated with electron or hole trapping. In general, they are characterised by 
thermal capture cross sections Ue and uh for electrons and holes respectively and by the 
distribution of their density N88 (E) within the semiconductor energy gap. An electron 
in a donor trap may tunnel to an empty state in the metal above the Fermi level or an 
electron may tunnel out of the Fermi sea in the metal and recombine with a hole in an 
acceptor state. These tunnelling transitions will have associated probabilities, PF. 
Ue and uh may take a range of values depending on the oxide thickness and tech-
nological parameters such as crystal orientation, surface preparation prior to oxidation 
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Figure 2.5; Charge transfer mechanisms via the interface involving 
surface states. 
and the type of metal used. They do appear however, to be independent of the surface 
[10] 
state energy . 
Although the distribution of N 88 is continuous, characteristic peaks which appear to 
be related to the metal used for the top contact have been reported by some workers (uJ 
The magnitude of N 88 also depends largely on technological parameters and is found 
to decrease rapidly with increasing insulator thickness. The latter observation may be 
interpreted as further evidence that metal diffusion from the top contact does indeed 
make a contribution. 
For the purpose of modelling the process of tunnelling via traps, certain generali-
sations may be made. For instance, practical MIS diodes are found experimentally to 
exhibit strong peaks in N88 near the conduction and valence band edges. As such, it 
is reasonable to treat the distribution as two discrete peaks close to Ec and Ev which 
correspond to donor and acceptor states respectively. 
The tunnelling probability for the traps, P.F, may be expressed empirically as; 
p,ss "' R ( 1/2 d ) T "' O· exp -x . ins (2.30) 
in which Lundstrom and Svenssonr121 have calculated a value of 1013sec-1 for the pre-
exponential factor Po. 
If It and lm are respectively the occupation functions of a surface state at an energy 
Et and in the metal at the same energy, then the tunnel current may be given [131 as; 
(2.31) 
It takes the following forms [131 , depending on whether the traps are donors or acceptors; 
( ) _ O"e.Vth·n(O) + P.F ·lm It donor - ( (O) ) p,ss O"e.Vth· n + n1 + T (2.32) 
uh.Vth·P(O) + P,P ·lm 
lt(acceptor) = ( (O) ) p,ss O"h.Vth· p + Pl + T (2.33) 
The surface carrier concentrations, n(O) and p(O) are given by (2.14) and (2.13) for x = 0 
and n1 and Pl are the concentrations when the corresponding quasi Fermi levels are at 
the trap energies Et. 
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Sarrabayrouse et. al. [l4J have solved the set of equations (2.30) to (2.33) for both 
donor and acceptor traps. Figure 2.6 after reference [14] shows I!Jr = / 88 (electrons) 
normalised to N fs = N 88 (donors) for three values of oxide thickness. The saturated 
regions of the curves correspond to a tunnel-limited regime where the donor traps are in 
equilibrium with the semiconductor. In this regime, the current is only slightly affected 
by the applied bias but it is exponentially dependent on the insulator thickness. Before 
the tunnel-limited regime is reached, the current flow via donor states is limited by 
thermal excitation to the semiconductor conduction band and takes the form [l4J ; 
I ( 1 ) Iss Iss (EFn- Eco) [ (VMIS) l 88 e ectrons = NT = NT a. exp kT . exp kT - 1 (2.34) 
As such, the surface state-assisted current can not be distinguished from the band-to-
band current given by equation (2.22). The same authors also show that the magnitude 
of the surface state current will in general exceed the band to band current for realistic 
surface state densities. Figure 2.7 shows the required value of N88 (donor) for I!Jr >!NT· 
A similar result is obtained for the hole current via acceptor traps where again it is 
shown that l'Pr > lpr for reasonable values of N88 (acceptor). 
2.6 Conclusions 
It has been shown that where the insulating layer in a MIS structure is slightly 
conductive, minority carriers are able to escape from the semiconductor to the metal 
when the diode is reverse biased. Thus, whereas the surface of an insulating MIS diode 
becomes inverted when the surface potential reaches a value of 2</JFn, the surface of 
a leaky diode need not invert and its depletion region may continue to extend as the 
reverse bias is increased. This condition of deep depletion corresponds to a departure 
from thermodynamic equilibrium at the surface which is represented by a splitting of 
the majority and minority carrier quasi-Fermi levels. The density of minority carriers in 
the depletion region is then determined by their rates of supply from the semiconductor 
and loss to the metal. A return towards equilibrium at the surface, corresponding to 
the growth of an inversion layer, may be brought about if the flux of minority carriers 
to the surface is enhanced by some means. It has been noted in this chapter that such 
an increase in hole flux may result from avalanche multiplication when the field in the 
surface depletion region is high. It will be shown in chapter 4 that a forward biased pn 
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Figure 2.6; The ratio of trap-assisted tunnel current to interface 
state density calculated as a function of the applied 
forward bias across a MIS diode for several values 
of oxide thickness (after reference 14 ). 
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Figure 2.7; Calculated values of interface state density required for 
trap-assisted tunnelling to exceed band-to-band tunnelling 
assuming a capture cross-section, «n = 1 o- 16 em 2 
(after reference 14). 
junction in close proximity to the MIS may be a highly effective source of hole flux and 
that this combination forms the basis of the MISS device. 
Although a first order theory of tunnelling through very thin silica layers has been 
outlined in this chapter, the precise nature of the conduction mechanism through the 
insulating layer is not critical to the non-equilibrium behaviour of the MIS diode. In 
chapter 6 of this thesis, an alternative semi-insulator, 'silicon rich oxide' will be intro-
duced and shown to exhibit essentially the same characteristics. What the particular 
choice of insulator will affect, however, is the exact relationship between the majority 
and minority carrier currents and the field in the insulating layer. As a final point, it 
has been noted that the influence of interface states on the passage of carriers between 
the semiconductor and the metal may not be neglected. 
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CHAPTER THREE 
Fabrication and Characterisation of Tunnel Oxide MIS Diodes 
3.1 Introduction 
In the introductory chapter, it was noted that switching has been observed in MISS 
devices incorporating a great variety of semi-insulating films. By far the most widely 
investigated of these has been tunnelling-thickness oxide grown by thermal oxidation. 
In fact, the MISS represents only a minor example of the technological importance 
of tunnel oxides in a range of applications. For example, metal tunnel-oxide silicon 
solar cells provide very high energy conversion efficiency, exceeding 24% flJ and bipolar 
transistors with MIS emitters exhibit the highest current gain yet achieved, of the order 
of 25,000£21 • EEPROM static memory transistors which incorporate tunnelling oxides 
as a means of injecting and removing charge from a floating gate, are of great commercial 
significance. 
The importance of tunnel oxides can be seen to have arisen from a combination 
of historical and technological factors. Early research in MIS diodes grew out of an 
interest in the effects of the interfacial oxide which normally exists in Schottky barriers 
formed on silicon and can provide current gain. In parallel with a growing interest in 
tunnelling films, the technology and scaling of MOS transistors to sub-micron dimensions 
is requiring that gate oxides be used with thicknesses of the order of 100A. 
The majority of studies of tunnel oxide MIS diodes have been concerned with alu-
minium - thermally grown Si02 - silicon structures, perhaps because the technologies 
are readily available. The choice of AI as the top contact metal, although by no means 
scientifically justified, is also made in the present work. All the tunnel oxide MIS diodes 
and most of the MISS switching devices reported in this thesis are of quite small dimen-
sions (10 x 10pm to 30 x 180pm) and have been prepared using a mask set designed 
and fabricated for this purpose by the author. Device 'active areas' are defined in a 
layer of thick ( 0.5 to 1.0 pm) oxide by photolithography and wet etching. Subsequent to 
tunnel oxide growth, aluminium is evaporated and top contacts and associated tracks 
and bond pads are defined. 
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Before describing in some detail the process used for the fabrication of such devices, 
some consideration is given to the nature of thin oxides and their growth mechanism. 
3.2 MIS diodes with tunneling thickness Si02 
Despite their apparent simplicity, metal- tunnel oxide - silicon structures may be 
considered to comprise at least six different regions, only three of which may be consid-
ered as 'bulk' metal, stoichiometric Si02 and silicon. These six regions are represented 
in figure 3.1 for an Al-Si02 diode and may be briefly summarised as follows; 
3.2.1. Aluminium Top Contact 
An important characteristic of the contact metal is its work function which is a 
factor in determining the potential barrier faced by tunnelling electrons. 
3.2.2. The Aluminium-Oxide Interface 
Good adhesion between a metal and Si02 normally implies that some form of chemi-
cal reaction (3J between the two has occurred. For this reason, gold, which is not reactive 
with Si02 at normal deposition temperatures, is a notably poor adherent to Si02 . In 
contrast, at an aluminium-oxide interface, the following solid state reaction takes place(3J 
(4] 
(3.1) 
providing a chemical bond which makes aluminium a good material to use for intercon-
nect metallisation on integrated circuits. Auger electron analysis (AES)(sJ and X-ray 
photoelectron spectroscopy (XPS) [4J studies of this interface have confirmed the pres-
ence of Ab03 and free Si precipitates for room temperature deposited films. In the case 
of tunnel oxides however there is cause for concern because by means of this reaction, Al 
is able to penetrate a substantial distance into the Si02 [3J . Furthermore the penetration 
of Al203 has been observed to increase with time, even at room temperature and to 
extend to a depth of lOOAor more into the Si02 layer when annealed at between 300-
4000C [6J One consequence of the formation of an Al203layer is a reduction in the work 
function difference, 4>ms of about 0.15eV[3J but obviously in the case of tunnel thickness 
oxides, a more important result could be the complete conversion of the Si02 into a 
mixed layer of Ah03 and Si. 
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3.2.3. Stoichiometric Si02 
Assuming that the aluminium does not penetrate completely through the oxide 
layer, a layer of stoichiometric Si02 will remain. This layer is considered theoretically 
to present a potential barrier through which electrons must tunnel and the height of 
this barrier is assumed to be equivalent to that of bulk Si02 . However, oxide layers 
grown at low temperatures have been shown by EerNisse[7J to be under considerable 
biaxial compressive stress, of the order of 7.108 Pascal. Irene et. al. [81 have accounted 
for the build up of strain on the basis of the low viscosity of the Si02 during growth. 
At temperatures below about 900°C the viscosity of the growing oxide layer is too great 
for the 120% increase in free volume required by the transition from crystalline Si to 
amorphous Si02 to be accomodated by flow. As a consequence, oxide layers grown in 
the temperature range 600-800°C are found to be substantially denser than fully relaxed 
Si02 as well as containing a high level of residual strain [81 • The increased density results 
in a higher measured value of refractive index (1.48 at 600°C and 1.475 at 700°C) than 
is expected at more normal growth temperatures (1.462 at 1000°C ). 
Although it has been shown that the strain may be relaxed by subsequent annealing, 
this process is very slow at temperatures below 900°C unless H20 is present. [8J Thus 
the tunnel oxides in the present work, which were grown in a dry ambient at around 
750°C, must be expected to remain in a strained condition. Under these circumstances, 
it would seem likely that other physical properties of the oxide layer, such as its effective 
bandgap, will also be modified. 
In conclusion it is unlikely that even the stoichiometric component of the MIS 'sub-
structure' is treated realistically in the tunnelling model of Chapter Two. 
3.2.4. The Oxide-Silicon Interface 
In general, this interface is characterised by a transition region between the Si and 
the stoichiometric Si02 and by the presence of traps at or near the interface. 
There is some disagreement as to the extent of the transition layer which has an 
intermediate composition, SiOx where 0 < x < 2. Although it is theoretically possible 
for amorphous Si02 to terminate on Si within one bond length [91 , experimental inves-
tigations have revealed a non-stoichiometric layer of between 5 and 25Adepending on 
the technique used. Thus in the case of tunnel oxides, there is some concern that the 
transition layer may constitute the greater part of the whole oxide layer[101 
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Evidence for a relatively abrupt interface has been obtained by Feldman 1111 usmg 
He backscattering and Krivanek et. al. 1121 using high resolution transmission electron 
microscopy (HRTEM) both of whom report a transition within about sA of the in-
terface. Also, diStefano 1131 using field-dependent internal photoemission spectroscopy 
found insignificant (0.15%) distortion of the oxide conduction band beyond 4A of the 
interface, implying that non-stoichiometry is negligible at this distance. Importantly, 
Krivanek 1121 observed with HRTEM both short and long range modulation of the silicon 
surface. Monatomic steps (3.2A high on {111} and 1.4A on {100} surfaces) were seen 
every 20-40Aas well as more pronounced undulations 3-10Ain height with a period of 
2oo-6ooA. 
It is significant that most of the evidence for a broad transition region has been 
gained using ESCA (20A) 1141 and Auger surface analysis with depth profiling (28A) 1151 
Both of these techniques average the composition both in-plane and normal to the 
interface due to the wide beam and the sputtering action used and may thus misinterpret 
an undulating interface as being non-stoichiometric 1151 • 
Roughening of the Si02 -Si interface has since been correlated with an increase in 
the density of dangling bonds represented by Si +3 or Si3 = Si · which are thought to 
be the main cause of interface states in the Si 02 - Si system 1161 • Annealing in N 2 
at 1050°C has been shown to reduce surface roughness very considerably1171 and to 
improve the electrical breakdown properties of the oxide. Dressendorfer et. al. also 
demonstrated that an anneal in N2 at 825°C subsequent to a 10 min oxidation at the 
same temperature reduced the interface state density Nss by a factor of 2 to 3. They 
also showed that a post-metallization anneal in 10:90 H2:N2 forming gas further reduced 
Nss by a similar factor. 
Diffusion of metal from the top contact has also been found to give rise to interface 
states in MOS systems where the oxide is tunnelling thickness. Kar and Dahlke 1181 
detected peaks in the interface state distribution characteristic of the particular metals 
used. This link has not always been corroborated by other workers however. 
3.2.5. The Silicon Surface 
In addition to complexities of strain and non-stoichiometry in the oxide transition 
layer, disorder has been detected in the surface of the silicon itself. Using He backscat-
tering, Sigmon et. al. £191 found evidence that Si atoms are displaced from their surface 
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Figure 3.1; Section through an Al-Si02 -Si MIS diode indicating 
the various regions discussed in the text. 
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Figure 3.2; Oxidation rate of { 100} silicon in dry oxygen 
after reference [24]. 
sites to accomodate the structural transition from crystalline to low density amorphous. 
Disorder, as well as contributing to the density of interface states, may be expected to 
cause broadening of the trap distribution in energy. Interestingly, the degree of surface 
disorder has been found to be twice as great for { 111} as for { 100} oriented silicon [201 
in line with the measured values of N 88 for these two surfaces. 
In conclusion then, it has to be recognized that a tunnel oxide MIS is in reality a 
far more complex structure than is treated in the theoretical model of chapter 2. It is 
clearly nai:ve to treat the potential barrier presented by the oxide as trapezoidal or to 
neglect the presence of interface states. 
3.3 Theory of Thin Oxide Growth 
A well established model for the growth of oxides on silicon is that due to Deal 
and Grove[211 which accounts quite well for the growth of layers thicker than several 
hundred Angstroms. In this model, the growth rate is described by a 'linear-parabolic' 
relationship; 
d~x + A.d0 x = B.(t + T) (3.2) 
in which T is included to account for the presence of a nascent oxide (of thickness xi) 
prior to oxidation and is defined as; 
xr + A.Xi 
T=_.::...--~ 
B (3.3) 
For thicknesses less than around 200A, growth is considered to be limited by the 
rate of surface reaction and thus to be linear with time, independent of the oxide depth. 
Expression (3.2) then reduces to a linear relationship; 
At atmospheric pressure, the linear rate constant is given by; 
B 
A 
(3.4) 
(3.5) 
where k8 is the temperature-dependent interfacial reaction constant, C* is the equilib-
rium concentration of the oxidising species in the oxide and N1 is the number of oxidant 
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molecules required per unit volume of oxide formed. For greater thicknesses, diffusion of 
the oxidising species becomes the rate limiting mechanism and the growth rate becomes 
parabolic. 
Clearly, in the growth of tunnelling thickness oxides the parabolic regime is never 
reached and it might be expected that growth would proceed linearly at a rate deter-
mined only by the temperature, orientation of substrate and oxidising species present. 
Although C* is to some extent a function of temperature, the activation energy for the 
oxidation process, EA, predominantly reflects the temperature dependence of k8 andre-
lates to the energy required to break a Si-Si bond. As such, the activation energy is also 
influenced by the crystal orientation and for the principle silicon surfaces used follows 
a progression EA {100} > EA {111} > EA {110}. The factor k8 is also dependent on the 
crystal orientation of the silicon on the basis of the availabilty of silicon-silicon bonds at 
the surface, as accounted for by Ligenza [221 • It has since been confirmed experimentally 
that the growth rate, 1, does indeed follow the sequence 1{110} > 1{111} > 1{100}· 
However, in practice it is found that the initial growth rate is considerably higher 
than predicted by the simple linear rate expression. For example, recently Massoud et. 
al. have measured a substantial excess growth rate in dry 02 over more than 100A [231 
Figure 3.2 after reference [23] shows measured growth rates on {100} silicon in dry 
oxygen for a range of temperatures. The excess rate observed, in this case up to about 
3 to 4nm, has been found to vary exponentially with thickness. Irene first proposed a 
model [241 suggesting that channels form in the relatively open structure of the amorphous 
Si02 network which may extend right through to the interface. It is possible then for 
the oxidising species to 'stream' through such 'micropores' and produce the anomalously 
high growth rate. 
It is becoming increasingly clear though that the initial growth rate is highly sensitive 
to the preparation of the silicon surface prior to oxidation. Early work by Raider and 
Flitsch [251 showed that a freshly cleaved silicon surface oxidised more rapidly than a 
sample etched in HF. Such a result is perhaps not surprising since cleaving reveals 
. 1 s h al [261 a highly reactive free surface to the ambient. More recent y, c wettman et. . 
found that pre-oxidation treatment of silicon with NH40H-H202 caused a reduction 
in growth rate but treatment with H2S04-H202 caused an enhancement. Grunthaner 
and Maserjian [271 first showed that a 'real' silicon surface (i.e. one that has not been 
prepared in vacuo) oxidises more quickly after an etch in HF. The acid is presumed to 
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have the effect of removing the existing layer of nascent (atmospheric) oxide which would 
normally inhibit growth. Interestingly, in a more detailed study of surface preparation, 
Gould and Irene[zsJ have found the growth rate to be affected by the condition of the 
surface to thicknesses of at least 275nm, which is beyond the limits of the linear rate 
regime. 
In conclusion then, it is clear that the growth of ultra-thin oxides on silicon is 
critically dependent on the nature of the silicon surface and of the oxide layer existent 
prior to controlled thermal oxidation. 
3.4 Fabrication of Tunnel Oxide MIS Diodes. 
The process adopted at Durham for the growth of ultra thin oxides consists of 
thermal oxidation in pure dry 02 at a nominal growth temperature of 750°C . The 
single walled oxidation tube used is of stabilized fused quartz, 6 em in diameter and 
1.5 metre long and is shrouded in a 'Purox' alumina tube, figure 3.3. This furnace is 
dedicated to the growth of dry oxides (both tunnel thickness and for MOS gates) and is 
constantly purged with nitrogen. Both the nitrogen and oxygen supplies are obtained 
from pressurised cylinders and dried by passage through columns containing calcium 
alumino-silicate molecular sieve. Unfortunately, the three-zone furnace had to be used 
with the upstream zone not functioning and thus provided a flat zone ( ±1 °C) of only 
about 10 em as indicated in figure 3.3. 
In view of the great importance of surface preparation to the subsequent growth pro-
cess, as discussed in the previous section, a meticulously clean and controlled procedure 
has been established. All equipments used for processing are dedicated to a particular 
stage in the process and only MOS grade chemicals are used. 
3.4.1. Cleaning of Substrates 
As-received wafers would be expected to have contaminated surfaces due to adsorp-
tion of impurities from the air, particularly organics, and due to handling. The first 
cleaning step is therefore de-greasing in boiling 1,1,1-trichloroethane for five minutes 
which is repeated for a further five minutes in fresh solvent. Subsequently, substrates 
are etched for 20 minutes in a boiling 1:1 mixture of H2S04:H202 which is freshly pre-
pared on each occasion and then they are washed in re-circulating de-ionised water ( d.i. 
H20) for at least an hour. 
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Figure 3.3; Schematic diagram of the dry oxidation furnace used for 
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Sample 
position 
Mouth 
Flat zone 
Flat zone 
Flat zone 
Flat zone 
Flat zone 
Mouth 
Time Gas 
(mins) admitted 
10 dry N2 
10 dry N2 
10 dry 02 
Growth time dry N2 +wet 02 
10 dry 02 
10 dry N2 
10 dry N2 
Table 3.1 
Sequence for growth of field oxides 
by wet oxidation. 
3.4.2 Growth of Field Oxide 
Flow 
(1/min) 
1.0 
1.0 
1.0 
0.5 + 0.7 
1.0 
1.0 
1.0 
Prior to growth of field oxide, substrates are taken from the wash bath and etched 
in buffered HF (a 4:1 mixture of NH40H: HF) until they become hydrophobic which 
indicates that any surface oxide has been removed. They are then rinsed and left in 
recirculating d.i.H20 for 20 minutes. On removal from the bath, the substrate surfaces 
are no longer hydrophobic, which implies that a nascent oxide layer is present. Nascent 
oxides are reported to be of the order of 10-20A in thickness[151 and to be of mixed 
composition, with a considerable carbon content. However, the presence of a thin oxide 
is tolerated prior to growth of the less critical thick field oxide. Growth of thick oxides is 
achieved using a 'wet' oxidation process at around 980°C. In this process, the oxidation 
tube is supplied with oxygen wetted by bubbling through a temperature-controlled bath 
of d.i.H20. The procedure is outlined in Table 3.1. A 240 minute oxidation provides 
an oxide approximately 10,000A thick, as determined by its colour. 
3.4.3. Patterning of the MIS Windows 
The windows in which the tunnel oxide is to be grown are defined photolithographi-
cally using mask 4 of the set described in Appendix C. After hard baking the resist, the 
pattern is etched using buffered HF and the resist removed with a propietary stripping 
agent. The sample is then washed for an hour in recirculating d.i.H20. 
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Sample Time Gas Flow 
position (mins) admitted (1/min) 
Mouth 10 N2 1.0 
Flat zone 10 N2 1.0 
Flat zone Growth time 02 1.0 
Flat zone 10 N2 1.0 
Mouth 10 N2 1.0 
Table 3.2 
Sequence for growth of tunnel oxides 
by dry oxidation 
3.4.4. Growth of Tunnel Oxides 
Just prior to loading a sample into the mouth of the oxidation tube, it is dipped 
briefly in a 10% solution ofHF to remove any oxide grown during the washing procedure. 
After this it is rinsed several times in free flowing d.i. H20 , dipped in an ultrasonic 
bath of high purity grade IPA and blown dry with filtered dry nitrogen. It is then laid 
face up on a silica boat which is loaded into the mouth of the furnace tube. Although 
delay between removal from the final HF etch and loading into the dry ambient of the 
furnace mouth is minimised, it must still be accepted that growth of a nascent oxide, 
which is spontaneous in air, is inevitable. 
The procedure after loading is listed in table 3.2. Samples are retained in the mouth 
for a period of time to ensure complete desorption of surface moisture. Then they are 
pushed to the centre of the flat zone at a rate of 0.3 em/second where they are left to 
thermalize for 10 minutes. 
The oxidation phase is initiated by simultaneously decreasing the N2 flow rate to 
zero and raising the 02 flow to 1.0 litre/minute and it is terminated by reversing the 
procedure. As such the oxidation period is not determined precisely. Due to the large 
'dead space' delay, oxidation must commence some time, t1 after admitting oxygen and 
continue for a similar period, t2 after restoring the nitrogen flow. If a 'gas packet' 
model may be assumed in which the volume of 02 admitted during the growth period 
constitutes a moving column of gas with minimal interdiffusion with the surrounding 
N2, then the two delays t1 and t2 may be assumed to be equal. Knowing the flow rate 
(35 em/min) and the volume of the dead space, t1 and t2 may be estimated to be about 
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two minutes. 
Intermixing of the gases is not negligible however[291 , especially when the flow 
velocity is low as in the present case. Thus at the beginning and end of the growth 
cycle, oxidation must occur in an ambient varying in composition between 100%02 and 
100%N2. The sample remains in the hot zone for 10 minutes after stopping the 02 flow 
to allow a 100% N2 ambient to be restored and is then pulled slowly to the furnace 
mouth. 
On removal from the furnace, samples are quickly loaded into the aluminium evap-
orator which is then evacuated. On some occasions, a bare silicon control wafer is 
included in the growth run to provide a sample for ellipsometric evaluation. 
3.4.5 Evaporation and Patterning of the Aluminium Contacts 
In all the devices reported in this thesis, the top contact metal is pure aluminium 
deposited by electron beam evaporation of a 99.999% purity source. Samples are me-
chanically clamped by one edge to suitable jigs and then loaded into the evaporator face 
down so as to be exposed to the source. The evaporator is pumped by a completely 
oil-free vacuum system in the following sequence; 
(i) diaphragm pump to approximately 10 Torr. 
(ii) first sorption pump to below 1 Torr. 
(iii) second sorption pump to 10 millTorr and below. 
(iv) ion pumped to 10-6 Torr. 
The base pressure is further improved to 2.10-7 Torr by degassing the aluminium 
source with several short bursts of e-beam current with the shutter closed. 
Aluminium is deposited onto thin oxides in four or five intermittent bursts of about 
7 seconds each with at least 15 minutes delay for cooling between them. The intention 
is to avoid excessive heating of the Al-Si02 interface and thus minimise the surface 
reaction, as was discussed in section 3.2.2. Although the sample is not deliberately 
heated (each phase of the evaporation commences at room temperature), neither is it 
cooled. As such, there is some concern that the latent heat of evaporation released by 
the deposited aluminium will significantly raise the temperature of the sample surface. 
However, no means were available to assess whether penetration of the surface oxide by 
aluminium was occurring. 
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3.4.6 Back Contact Metallisation 
All the MIS diodes fabricated have been on n-type silicon with low doping of the 
order of 2.1015 cm-3 . Ohmic contacts to such substrates are not so easily achieved as 
they are to p-type or heavily doped n-type material. However, contacts of reasonably 
low resistance are achieved at Durham using evaporated gold doped with antimony. The 
antimony assists in the formation of an electrical contact by diffusing slightly into the 
silicon surface, making it strongly n-type. Although the Au-Si(n+) contact so formed 
does have a Schottky barrier, the surface depletion layer is so thin that it breaks down 
due to tunnelling and near ohmic conduction results. 
3. 5 Determination of Tunnel Oxide Thickness 
3.5.1 Measurement of Ultra-Thin Oxides by Ellipsometry 
Despite the claims of several authors that the thickness of tunnel oxides may be 
determined to a fraction of an Angstrom by ellipsometry[30 ' 311 , it is doubtful whether 
such a degree of accuracy can really be expected using this technique. The principles of 
ellipsometry are outlined in Appendix D where a plot of the (refractive index, thickness), 
( nr, dins) locii in the plane of the ellipsometric angles ( '1/J ,1:1) is shown. By inspection of 
these locii it can be seen that the best thickness resolution is achieved for Si02 (assuming 
n = 1.46) for values close to 140A and 420A. For tunnelling-thickness oxide, both nr 
and dins are very strong functions of '1/J and 1:1 and even small errors in determining these 
angles will lead to large error in the value of dins obtained. Certainly, using the home 
built ellipsometer at Durham, a resolution of better than about ±lOA is not expected. 
Even though measurement error may be as low as ±0.02° if several measurements are 
taken in two zones, other experimental errors will be significant, such as in the initial 
calibration of the instrument. Despite these poor expectations, however, ellipsometric 
measurements of tunnel oxide thickness have occasionally been made during the course 
of this study and are included for completeness. 
Other points of importance in the use of ellipsometry include; 
(i) A value for the refractive index is sometimes assumed a priori in order to deter-
mine dins. However, as was pointed out in section 3.2.3, the refractive index of very thin 
Si02 layers grown on silicon is generally different to the value of 1.462 which applies to 
bulk stoichiometric oxide. 
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(ii) In most ellipsometric investigations, a simple two-layer model is assumed in 
which a homogeneous layer of Si02 overlies a flat reflective substrate. No account is 
taken of the presence of a transition layer. 
(iii) The measurement is made over an area of oxide corresponding to the size of 
the light beam employed which is about 4mm diameter in the present work. Thus the 
value for dins obtained represents only a mean over that area. The only indication 
of uniformity is the degree to which the beam is extinguished at the points of cross-
polarisation (see Appendix D) and the sharpness of the nulls achieved. In general, the 
nulls are quite broad and the beam is not well extinguished. 
3.5.2 Measurement of Accumulated Capacitance 
A MIS( n) diode may be biased into accumulation by applying a positive voltage to 
the metal, as indicated in figure 3.4. In this condition, any increase of the applied bias is 
dropped across the insulating layer such that the field lines are terminated on electrons 
in the potential well of the accumulation layer at the semiconductor surface. The diode 
thus behaves like a parallel plate capacitor· with two sheets of charge separated by the 
oxide layer and the capacitance per unit area may be given essentially by; 
C' = c~ = Eins·EO 
accum zns d· 
zns 
(3.6) 
However, several limitations of this technique as applied to tunnel oxides must be 
noted; 
(i) As in the case of ellipsometry, a homogeneous layer model is assumed and the 
measurement obtained is a mean value for the area of oxide determined by the size of the 
metal contact. There is no indication of the degree of inhomogeneity or non-uniformity 
of the oxide layer. 
(ii) An error is introduced by the fact the centroid of the accumulation charge layer 
is not localised precisely at the i-s interface r32J due to the quantum mechanical effect of 
confining the electron wave functions in a potential well, as indicated in figure 3.4. 
(iii) Because accumulation corresponds to forward bias, the direct current that flows 
in tunnelling MIS diodes may be too great for the instrument used. 
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Figure 3.4; Band diagram of a MIS(n) diode in accumulation showing 
the quantum confmement of the accumulation layer some 
distance from the I-S interface. 
Sample Si crystal Oxidation 
orientation time (min) 
A {111} 8 
B {100} 8 
c {111} 6 
Table 3.3 
Oxidation time and substrate orientation 
of the three MIS samples studied. 
3. 6 Electrical Characterisation of MIS Diodes 
After fabrication, MIS diodes have been measured on-wafer and no attempt has been 
made to separate individual chips and mount and bond them to packages. Whole wafers 
were held on a vacuum chuck which provided contact to the substrate and individual 
devices were contacted using a mechanical probing station. Because each of the MIS 
diodes under study was provided with its own bond pad, it was possible to use tungsten 
needle probes which ensured penetration of the aluminium metallisation (which forms 
an insulating surface oxide) and thus good electrical contact. 
Current-voltage and capacitance-voltage characteristics have been obtained from 
MIS diodes on each of three sample wafers. These three samples represent two different 
growth runs and two substrate orientations and are summarised in Table 3.3. 
3. 7 Current-Voltage Characteristics 
Current-voltage (I-V) characteristics of MIS diodes have been measured using both a 
simple X-Y pen plotter and an automated measurement system. The latter incorporates 
a Keithley PIC485 picoammeter and DMM175 digital voltmeter with IEEE488 bus in a 
computer controlled system which is shown schematically in figure 3.5. The picoammeter 
is sensitive down to 1pA and offers 5 digit resolution. Applied bias was provided by a 
CIL 120 D j A converter and was generally incremented in steps of 0.1 V. Each data point 
(I,V) obtained was taken as the mean of fifty consecutive measurements at a constant 
bias. Figure 3.6 shows the forward and reverse characteristics of random sets of MIS 
diodes corresponding to each of the three types. These were obtained in the dark and 
at room temperature. 
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Figure 3.6; Forward and reverse bias 1-V characteristics of tunnel oxide MIS diodes 
(a) type A, (b) type Band (c) type C, obtained in the dark at room temperature. 
:a -4 s 
Voltage (Volts) 
3.7.1 Forward Bias 
It can be seen that in all three diode types, the forward current rises exponentially 
with voltage over five decades up to about 0.7V. The reduction in the rate of rise of 
current with voltage for larger forward bias may be explained by the onset of ohmic 
effects. Linear I-V pen plots obtained from several diodes of type C are shown in 
figure 3. 7. Here, the current is seen to become a linear function of voltage when it 
exceeds about 1 rnA. Such behaviour is typical of ohmic current limitation due to the 
combined resistances of the semiconductor bulk and the back contacts. The effective 
total resistance, as obtained from the slopes of these plots, is in the range 200S1 to 400S1. 
The exponential rise before the onset of ohmic effects has been observed by other 
authors l33 - 35J and was first explained by Card and Rhoderick [33J on the basis of standard 
tunnelling theory. It is first important to note that Al-Si02 -Si(n) diodes are majority 
carrier devices [36J • Due to the small work function difference between semiconductor 
and metal, the thermionic barrier faced by electrons is small and electron tunnelling to 
the conduction band is strongly favoured under forward bias. The total forward current 
may therefore be expected to be due to electron tunnelling; 
(3.7) 
Now, the electron tunnel current INT is given for forward biases greater than 3Vr by 
equation (2.27); 
( Vfwd) INT = -Io.exp -u 
n.vr 
(3.8) 
where, in the absence of tunnelling via interface states; 
( <f>Bn) 2 ( 1/2 d ) ( -<f>Bn) Io =INTo· exp - Vr = Ae.T . exp -xe . ins . exp --v;:- (3.9) 
and the ideality factor n is given by equation (2.26); 
(3.10) 
It may then be expected from these relations that the slope of the logi-lin V straight 
line should correspond to 1/n and the intercept of the straight line extrapolated to V=O 
should yield a value for I o. 
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Figure 3.7; Linear I-V plots obtained from a variety of MIS 
diodes of type 'C' under forward bias. 
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Sample Description Jo(A/cm2) n lsat (A/cm2) 
A {111}, 8 min 1.310-7 2.45 510-4 
B {100}, 8 min 6.0 10-8 2.11 2.5 10-4 
c {111}, 6 min 4.0 10-6 2.10 810-3 
Table 3.4 
Mean pre-exponential current density, Jo and ideality factor n 
for the three diode types under forward bias with the 
corresponding reverse saturation current density, lsat· 
Mean values of Io obtained from the intercepts of several plots are given in Table 
3.4 in terms of current density (A/cm2) for the three diode types. They are comparable 
to values obtained by other authors[351 [371 and would appear to depend on oxidation 
time and substrate orientation. 
Because Io is a function of both the tunnelling attenuation factor ( -x!/2 .dox) and the 
barrier height for thermionic emission, ¢>En, it is rather difficult to interpret these results. 
However, it may be considered that for very thin films (dox ~ 15A) the tunnelling 
attenuation is negligible and equation (3.8) reduces to the thermionic current equation 
for a Schottky barrier. In the other limit, where the film is relatively thick ( d0 x ~ 25A) 
the tunnelling term may be expected to dominate. 
A {111}-oriented control sample, oxidised alongside samples A and B, was measured 
by ellipsometry. However, the readings obtained; 'If; = 12.65 and ~ = 165.47, do not 
fall on any of the locii on the ellipsometry chart (Appendix D). Despite this, a value of 
dox = 45A was extracted by assuming a refractive index of 1.46 and finding a best fit 
using the fitting program (Appendix D). In the light ofthe poor data and the discussion 
of section 3.5.1, this result must obviously be regarded as very approximate. It does 
serve as an indication however, that the oxide thickness is perhaps large enough for 
tunnelling attenuation to dominate the conduction. 
Taking from Bagnoli and Nannini[Js] a value for Ae of 110 A.cm-2.K-2, the total 
exponent (x!/2 .d0 x + ¢>Bn/Vr) may be calculated to be 0.766, 0.784 and 0.683 for MIS 
types A, B and C respectively. It remains then to determine whether this variation arises 
from differences in (a) the oxide thickness or (b) the barrier potential which is a function 
of the interface charge density. If it is assumed that only the former is important in 
35 
these cases and a value of 0.922/ A [361 is taken for x!/2, oxide thicknesses of 34.6A, 
35.5Aand 30.9Aare obtained. 
Comparing types A and C, the difference in Jo may be expected to result from 
the different oxidation times due to a change in thickness, dox· In general, the differ-
ence between the oxide thicknesses may be obtained, assuming no change in the other 
parameters in (3.9), from; 
I/2 JNro(A) 
Xe .(dox(C)- dox(A)) =In (C) 
JNTO 
(3.11) 
Thus an increase in d0 x of only 2A will result in more than a six-fold reduction in INr! 
Given that the forward current is so strongly affected by changes in oxide thickness, the 
spread in the measured curves under forward bias is not surprising. 
Comparing diode types A and B, however, a reason for the difference in Jo is not 
so obvious since the two samples were oxidised together and in close proximity to each 
other. It would appear that orientation is also important in determining Jo. Three 
effects of orientation on the properties of MIS diodes are well documented; 
(i) The rate of oxidation for thin oxides is found to be slightly greater on the {111} 
as compared to the {100} oriented surface of silicon [251 [381 , as discussed in section 3.3. 
(ii) The tunnelling probability between metal and semiconductor states is greater 
for the {100} oriented surface[361 for which the constant energy surface of the semicon-
ductor states is centered on k=O and the area of the shadow overlap between metal and 
semiconductor states is considerably greater than for the {111} orientation. 
(iii) The density of interface states N88 , attributed mainly to dangling bonds, IS 
known to be about a factor of 3 lower on the {100} oriented surface[391 mainly because 
of the reduced density of surface atoms. 
Effects (i) and (ii) would be expected to reduce Jo for the {111} sample due to 
the respective consequences of higher dox and higher Xe in equation (3.9). Only the 
third effect would tend to enhance Jo through the addition of an interface trap-assisted 
tunnelling component JNTo, as discussed in chapter 2. It might be concluded that the 
increase in JNTo due to N 88 for the {111}-oriented surface is more important than the 
reduction due to the other two effects. 
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If it is the case that trap-assisted tunnelling is significant for type A diodes, then 
it might be assumed that it may not be neglected for type C diodes either. As a 
consequence, the term INTo in (3.9) should be replaced by the sum INTo +INTo and 
the values of d0 x determined earlier need to be re-assessed. Although it is difficult to 
estimate the contribution of TNTo, an indication of this factor may be deduced from early 
work on MIS tunnelling by Clarke and Shewchun [J4J • They found, quite reproducibly, 
that the 'effective tunnelling thickness', dT, of an oxide on {100}silicon was related to 
the thickness determined from the accumulated capacitance, d0 x by; 
dr = 0.6 dox (3.12) 
In their discussion, they assumed that this reduction arose from the existence of 
thickness non-uniformities in the oxide layer. This conclusion is questionable however, 
since, although significant non-uniformities are likely to arise (as discussed in section 
3.2.2), they would be expected to affect the measured value of dox equally. It is therefore 
suggested instead that the factor of 0.6 is more likely due to the additional contribution 
to INTo from trap-assisted tunnelling which Clarke and Shewchun chose to neglect. 
The non-ideality factor, n, of each MIS diode type has been obtained from the 
measured slopes in figure 3.6 using the formula; 
n = 17.376. ~(loglO I) (3.13) 
The values calculated, in the range 2.1 to 2.5 (Table 3.4), are rather larger than reported 
by Card [331 • However, a large value does confirm that true tunnelling behaviour is 
manifest since conduction through pinholes would lead to a value more typical of a 
. b [40] Schottky barner, a out 1.05. 
From equation (3.10) it can be seen that a value for n of about 2 would imply; 
(i) The majority of the interface states are in communication with the the semicon-
ductor such that Nfs is large and Nf! is small. 
(ii) The oxide capacitance is comparable with the sum of the depletion layer and 
interface state capacitances. 
Both these conditions are satisfied if the oxide thickness is approaching the tunnelling 
limit for MIS diodes of about 45A and the interface state density is large. 
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3.7.2 Reverse Bias 
Of more concern in a study of MIS switching devices is the reverse behaviour of the 
MIS diodes. The reverse bias (metal negative) plots in figure 3.6 are characterised in 
general by a large spread in the measured current values and by a distinct saturation 
effect, as expected. The initial steep exponential rise reaches a limit for all three diodes 
at around 1.8V after which the current continues to increase only very gradually in 
saturation. The onset of saturation is particularly sharp for diode types A and B 
and is evidence that the oxide thickness lies in the range 20Ato 45A !411 Clarke and 
Shewchun !341 suggested that a MIS diode will remain in equilibrium (and thus not show 
any saturation) for oxide thicknesses greater than 33A but here again the specification 
of a 'critical' value of the oxide thickness by different authors is subject to the large 
experimental errors inherent in its determination. Given the poor definition of the 
oxide interfaces, as discussed in sections 3.2.2 and 3.2.4, consideration of oxide thickness 
in absolute terms is not considered fruitful. 
3.7.3 The Reverse Saturation Current 
It is worthwhile now to consider in greater detail the nature of the reverse saturation 
current of the MIS diodes since this has a direct bearing on the 'off' state behaviour of 
the MIS switching devices. In reverse bias, most authors consider the majority carrier 
current, lNT from equation (2.23) to be negligible since the potential dropped across 
the oxide is expected to be very small in the absence of a significant equilibrium hole 
density at the interface. Therefore, most of the total current is expected to be carried 
by holes. 
According to the theoretical treatment of chapter 2, the exponential rise up to 
saturation corresponds to the situation where the holes are in equilibrium with the 
semiconductor. The quasi-Fermi level of the holes, EFp, is close to that of the majority 
carriers, EFn such that ~ "' 0 and the current in this regime is tunnel-limited. Under 
the equilibrium condition ~ = 0, equation (2.28) reduces to; 
(3.14) 
which, again using the ideality factor n from (2.26) and the relation in (2.25), may be 
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further reduced to; 
I I (q.</JBn + q.Vjn- E9 ) 
PT = PT0 • exp kT (3.15) 
The saturation point corresponds to the transition from equilibrium to non- equilibrium 
conditions. As such, the reverse current in saturation becomes controlled by the semi-
conductor, as discussed in chapter 2. Under the assumption that the bulk of the total 
current is carried by holes, the saturated region will be controlled mainly by the rate of 
generation of holes in the depletion region which provides a current Ic; 
(3.16) 
The importance of the generation current is demonstrated by the result shown in figure 
3.8 where the effect of illumination is clearly to enhance the current in saturation by 
introducing an additional generation component. This effect has been confirmed in all 
types of MIS diode measured and imposes the restriction that, for consistency, all MIS 
and MISS characteristics must be measured in the dark. 
However, despite the obvious influence of generation on the saturated current, the 
reverse bias I-V plots obtained from the three MIS diodes do not support a model which 
considers generated holes to be the dominant carrier. In fact, the measurements deviate 
from such a model in two important respects; 
(i) If it was semiconductor limited, the reverse current ought to be a function only 
of the silicon properties and thus independent of the oxide layer thickness. Samples A 
and C were both fabricated on parts of the same { 111} n- type wafer yet their reverse 
saturation curves are different. In addition, devices of equal size on any particular 
sample show a considerable spread in their measured reverse saturation currents. 
(ii) It is noted that the rise in current in saturation is exponential with voltage which 
does not agree with the expression for Ic, equation (2.17), which predicts a I ex: V112 
relationship. 
These anomalies may be resolved by assummg that the electron tunnel current 
(and consequently the oxide layer) does, after all, play a role in reverse saturation. 
The same conclusion was reached by Clarke and Shewchun l34l who similarly found 
that a semiconductor-limited hole current could not account for the measured value of 
saturation current. They also suggested that it is the electron tunnel current which 
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Figure 3.8; The effect of an arbitrary level of illumination on the 
reverse saturation current of a tunnel oxide MIS diode. 
saturates, at a level determined by the oxide potential and thus by the minority carrier 
density p(O) at the silicon surface. Since in the deep-depletion, non-equilibrium regime 
p(O) is only a weak function of the reverse bias through Ia = lpT = lPTO·P(O), the 
oxide potential is virtually constant and the conduction band at the interface, Ec(O) is 
effectively pinned to the metal Fermi level, EFm· 
Of course, at any quiescent point in the saturated region, an increase in p(O) due to 
some increase in I a (arising, for example, from heating or illumination of the sample) 
will shift the pinning position of Ec(O) relative to EFm and thus lead to a larger oxide 
potential and hence to a larger quiescent electron tunnel current, lNT· Or, as stated by 
Clarke and Shewchun [341 , 'reducing the limitations on the production rate of minority 
carriers forces the reverse current to saturate but at a slightly greater magnitude'- a 
new steady-state hole density is established, large enough to affect the majority carrier 
flow but still too small to invert the surface. 
Considering equation (3.8); 
I I ( Vox- cPFn) NT = - NTo· exp VT (3.17) 
for [NT to be significant, Vox must have a value of at least the order of VT, that is 
"' 25m V at room temperature. The value of Vox is given by the charge neutrality 
equation; 
(3.18) 
where the field in the silicon surface is given from Appendix B as approximately; 
( 2.q ) 1/2 [ ] 1/2 Es = - . Nn.'I/Js + VT.p(O) fs.fO (3.19) 
To briefly summarise the discussion in Appendix B, £s has two components; the field 
due to the ionised donors in the depletion layer and the field due to the free holes in the 
inversion layer. Since it is expected that the minority carrier density will be negligible in 
non-equilibrium MIS diodes, it must be assumed that the field arises from the exposed 
donor ions. This may be confirmed to be the case by a simple estimation of Vox· Putting 
the values Nn = 2 x 1015cm-3, '1/Js = -5V and dox = 40A into equations (B.7) and 
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(3.18); 
( ) 
1/2 
· 2.q.Nn.'l/Js 6 Es £s = - ""5.5 X 10 Vjm ~Vox= -.d0 x.£s ""66mV Es.Eo Eox (3.20) 
To summarise then, the slight rise in the saturation current with increasing reverse 
bias may be attributed to the growth of the depletion layer. Thus, this slope is indepen-
dent of the level of illumination. The additional increase in saturation current due to 
illumination, manifested as a shift of the I-V curve along the I-axis, may by contrast be 
attributed to a supplemented minority carrier population at the interface, p(O). As such, 
the MIS diode is behaving somewhat like a bipolar transistor in that it is exhibiting the 
potential for current gain. 
3.7.4 Capacitance-Voltage Characterisation of MIS Diodes 
Capacitance versus voltage ( C-V) curves from MIS diodes have been measured by 
the author at LAAS, Toulouse where a HP4192A impedance analyser was available. 
This instrument was used to measure capacitance over the frequency range 1kHz to 
2MHz. Connections to devices were .made by mechanically probing to bond pads, in 
the same manner as for the I-V measurements. The large parasitic capacitance of the 
mechanical assembly and associated wiring was first eliminated by adjusting the zero 
offset on the capacitance meter with the probe held well away from the contact pad. 
However, the parasitic capacitances of the bond pad and interconnects could not be 
removed. This capacitive component has been measured independently by severing the 
connection to a MIS diode and found to be of the order of 2 pF. As such, the offset in 
the MIS capacitance readings is certainly not negligible. In principle, to extract useful 
information such as dins and the distribution of Nss from capacitance measurements, 
the device area should be large and parasitic effects negligible. 
Figure 3.9 shows two sets of C-V curves obtained from MIS diodes of type 'C'. The 
first set (fig.3.9(a)) represent the combined capacitance of two diodes (numbers 4 and 
5) which were connected in parallel and thus had a total nominal area of 10,800 J.Lm2. 
The second set were obtained from diode 4 alone (measured area 5670J.Lm2) but on a 
different chip. In both cases there is clearly a very large frequency dispersion effect 
on the capacitance in the depleted and accumulated regions. The curves are shifted to 
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larger reverse bias (metal negative) as th~ frequency is reduced and there is a marked fall 
in the maximum capacitance measured in forward bias (metal positive) as the frequency 
is increased. 
The phenomenon of 'anomalous dispersion' of the accumulation capacitance has 
been noted by other authors but usually in relation to insulating layers on compound 
semiconductors, GaAsr421 and lnPr431 which have a notoriously poor interface. There 
are several possible explanations for the observed dispersion; 
(i) Frequency dispersion of the dielectric constant of the insulating layerr431 • 
However, this suggestion would imply that Eox actually decreases with increasing fre-
quency and thus does not appear to be reasonable for an Si02 layer. 
(ii) Series resistance. 
Any series resistance, Rs, in the device under study (arising from bulk and contact 
resistances) will give rise to a reduction in the measured capacitance value at high 
frequencies, according to the relation; 
(3.21) 
which is obtained from the equivalent circuit of figure 3.10(a). However, even after 
correcting for Cmeas using Rs = 200!1 and conductance data which was obtained si-
multaneously with the capacitance readings, very little difference is made to the high 
frequency C-V curve, as shown in figure 3.10(b ). The effect of Rs would appear to be 
insufficient to account for the observed dispersion. 
(iii) The contribution of interface state capacitance in accumulation. 
Sawada and Hasegawa r421 were able to account for the dispersion of the accumulated 
capacitance observed in metal-oxide-GaAs diodes on the basis of a high interface state 
density, of the order of 1013cm-2. However, in the present case, the high 'n' factors ob-
tained for the tunnel oxide MIS diodes (section 3.7.1) do not support such a conclusion. 
Recalling equation (2.26); 
(3.22) 
n values in the range 2.1 to 2.5 would suggest Cdep + Cfs > Cox + C:f which only 
re-inforces the approximation Cox ""Caecum· 
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(iv) Incomplete accumulation. 
The remaining possibility is that the peaks of the measured capacitance plots do not after 
all correspond to true accumulation of the semiconductor surface. If the semiconductor 
is still depleted over the voltage range -2 to 4 V, then the contribution of C!s may be 
important. Indeed, C-V characteristics of a very similar appearance to those in figure 3.9 
have been reported by Kar and Dahlke(4 oJ for tunnel oxide MIS diodes. A comparison 
is made between their results and those of the present study in figure 3.11 which is a 
plot of the peak capacitance against measurement frequency. In their discussion, Kar 
and Dahlke point out that the large dispersion indicates that the traps are tunnelling 
rather than recombination controlled (4oJ • As such, they are in equilibrium with the 
semiconductor and therefore effectively in parallel with Cdep· 
The equivalent circuit of a tunnel MIS diode containing a frequency-dependent in-
terface state component is shown in figure 3.12(a). In this circuit, the capacitance due to 
interface states which are in equilibrium with the semiconductor (Cfs(w)) is in parallel 
with the depletion layer capacitance (Cdep)· (Grs+GrE) represents the D.C. (frequency 
independent) conductance due to tunnelling both via interface traps and directly from 
band-to-band. The circuit may be reduced to that of figure 3.12(b) in the high frequency 
limit where the trapped charge is unable to follow the time-varying potential and the 
associated capacitance component Cfs is removed. 
Following this analysis, it is possible to extract an estimate of Cfs. If it is assumed 
that the interface states are unable to follow the measurement signal at high frequency, 
then the high frequency C-V curve represents only the depletion layer capacitance in 
series with the oxide capacitance. 
At low frequency (LF), Cfs may be expressed as a function of '1/Js; 
(3.23) 
At high frequency (HF), Cfs ~ 0, leaving; 
(3.24) 
Thus, an estimate of Cfs may be obtained from; 
Cfs('I/Js) = Cp('I/Js,LF)- Cp('I/Js,HF) 
"' Cmeas( '1/Js, 10kHz) - Cmeas( '1/Js, 2MHz) 
(3.25) 
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Taking measured values of capacitance at OV from figure 3.9(b ), 
Cs F N cfs 13 2 88 "' 40p ----+ ss = (A ) = 1.39 x 10 em-q. rea (3.26) 
In addition, the shift of the C-V curves along the voltage axis, .6. V, allows an 
estimation of N 88 to be made using the relation q.N88 = ..6. V x Cox· Again using the 
data from figure 3.9(b), a value of 1.75 x 1013 cm-3 is obtained. These are indeed very 
high densities for an SiOz-Si interface and support the conclusion made in section 3.6.1 
that interface states are making a strong contribution to the characteristics of these 
devices. 
3.8 Conclusions 
MIS diodes of the type aluminium-tunnel-oxide-n-type silicon have been fabricated 
and shown to exhibit saturation in their reverse current-voltage characteristics, indica-
tive of a semiconductor-limited current regime. Under this condition, the diodes are 
considered to be in a non-equilibrium, deeply-depleted state characterised by fermi-level 
splitting in the depletion layer. 
The form of both the forward and reverse bias I-V characteristics suggests that 
electrons are the principal current carriers in these devices. This is in agreement with the 
theoretical result (a6J that MIS junctions with a low value of work-function difference, ¢ms 
should be majority carrier diodes. Because the electron tunnel current is exponentially 
dependent on the oxide potential, its magnitude is directly controlled by the field at the 
surface of the semiconductor. Under reverse bias, this field is in turn a function of the 
depth of the depletion layer (the amount of revealed ionised donor atoms) and of the 
equilibrium density of free holes at the I-S interface. The former gives rise to the gradual 
increase in the saturation current as the reverse bias is increased and the depletion layer 
is extended more deeply into the silicon. The result of an increase in the latter however, 
is an upward shift of the reverse characteristic, in which the 1Ilagnitude of the reverse 
current increases uniformly throughout the saturated region. It is this effect which is 
fundamental to the behaviour of the MIS diode as a current amplifier. Any increase in 
the hole flux to the semiconductor surface (due for instance to illumination by photons 
with h.v > Eg) establishes a greater concentration of holes at the I-S interface and thus 
an enhancement of the electron tunnel current. 
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CHAPTER FOUR 
A Theoretical Basis for the Study of MISS Devices 
4.1 Introduction 
The generality of the switching phenomenon in MISS devices, as discussed in the in-
troductory chapter, suggests that a theoretical treatment of the device operation should 
also be kept as general as possible. As such, the basic S-shaped characteristic should 
ideally be accounted for, at least qualitatively, by a model which is not limited to any 
particular semi-insulator conduction mechanism or device structure. Although the ef-
fects of interface states in supplementing the tunnelling currents in the MIS structure 
are thought to be significant, these and high injection effects on the pn junction currents, 
will be left out of the analysis for simplicity. It is not the intention here to try and refine 
the model in order to obtain a fit to experimental results. The object of this discussion 
is to elucidate the mechanism behind the switching effect. It is quite clear from the liter-
ature that there are essentially two fundamentally different approaches to modelling the 
MIS switch. One is a steady-state treatment which assumes (a) there is continuity of all 
the components of the hole and electron fluxes and (b) that all distributions of charge 
and of potential within the device are invariant with time. The second model considers 
the device as a regenerative feedback system in which a current feedback loop is active. 
In this analysis, based on thyristor theory, the switching mechanism is associated with 
the condition of unity loop gain . 
. A 'first order' steady-state description of the two terminal MISS based mainly on the 
work of Habib and Simmons[1J and Fiore de Mattos and Sarrabayrouse[2J will first be 
outlined. The steady state model has recently been developed further and investigated 
extensively by Lavelle[3J in parallel with the author's experimental investigations and 
references will be made to his thesis. 
The regenerative feedback mechanism as applied to the MISS will then be discussed 
with reference to the variety of published work on this matter. [4 - 7 ] 
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4.2 A Steady State Model of the MISS 
In describing the steady state, direct current, mode of operation of the MISS, it is 
first important to set some pre-conditions. 
(i) The steady state mode of operation is defined as that condition whereby the 
spatial distribution of holes and electrons within the device can be considered constant 
with time. Any change in bias is assumed to be imposed more slowly than the slowest 
physical process occurring in the device. It does not necessarily imply that the carriers 
are in thermal equilibrium. 
(ii) As MISS devices exhibit 'S'-type NDR, their I-V characteristics are effectively 
current-controlled. This implies that for any given current through the device there 
must exist a unique solution for the potential drop across it. As a consequence for 
modelling the device, the fundamental independent parameter is the total current. 
(iii) The stated equations will be 'first order' on the basis that the generality of the 
switching effect suggests that it should be accounted for, at least qualitatively, without 
any dependence on second order phenomena. It is acknowledged however that other 
physical effects such as the presence of interface states and recombination at surfaces 
will affect the results quantitatively. 
(iv) All effects of device configuration such as pn and MIS areas, lateral or epitaxial 
structure, will be neglected initially and the problem will be reduced to one dimension, 
as indicated in figure 4.1. A unit cross-sectional area will be assumed which removes 
the distinction between current and current density and the depletion regions at both 
the MIS and pn junctions will be assumed to extend only perpendicular to the junction 
planes. 
(v) Only the m-i-n-p+ structure with a tunnel oxide i-layer will be treated here, 
although the model is adaptable to the m-i-p-n+ structure and to other semi-insulating 
layers with appropriate modifications. 
(vi) Any multiplication due to avalanching in the surface depletion region which 
might arise at high fields is neglected. 
(vii) High injection effects in the surface depletion and 'neutral' base regions will 
not be considered. 
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Figirre 4.1; Schematic cross-section of a one-dimensional epitaxial MISS device. 
Figure 4.2; Band diagram of a M-1-S(n)-S(p) structure showing the 
principle potential differences and current components 
within the device. 
The energy band diagram for the m-i-n-p+ structure is shown in figure 4.2. Here 
the main current components which are to be considered and the various energy drops 
are also indicated. 
In the normal mode of operation of a MISS device, the pn junction is forward 
biased and the MIS is biased in reverse. Thus, as the potential across the structure is 
increased, the depletion region at the semiconductor surface, of width Ws, will grow 
deeper according to the relation; 
Ws = 2.Es.Eo .7/Js 
( ) 
1/2 
q.Nn. ( 4.1) 
which is derived from Poisson's equation as applied to the space charge regiOn and 
assumes the depletion approximation. Here, 7/Js is the surface potential, Nn is the 
donor concentration in the n-type material and Es and Eo the relative permittivity of 
silicon and the permittivity of free space respectively. 
Now, considering that the device consists of a pn and a MIS junction in intimate 
contact, interfaces between these two elements may be defined and each considered 
separately. Then the two elements can be brought together within the constraints of 
current continuity and charge neutrality and a model for the whole system established. 
The first interface is defined as the plane x=O in figure 4.2 whose position corresponds 
to the edge of the MIS depletion region which, from (4.1), is dependent on the surface 
potential, 7/Js. The second interface is defined as the insulator-semiconductor (I-S) 
interface at x = - W s. 
The two diodes are in communication with each other via the surface depletion 
region (-Ws < x < 0) in which the field sweeps electrons towards the pn junction and 
holes to the I-S interface. 
4.3 The pn Junction 
By analogy with the bipolar transistor, the p+ and n-type regions of the forward 
biased junction correspond to an emitter and base respectively. Where the emitter is 
highly doped in comparison with the base, the depletion region at the junction will exist 
mainly in the lower doped side and have a width, WJ which is dependent on the applied 
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potential, VJ; 
( 4.2) 
This represents a one-sided junction approximation where VJ is applied such that the 
emitter-base junction is forward biased. The volume of semiconductor between the pn 
and MIS depletion regions is considered to remain neutral since the field in this region 
is for most purposes negligible. The width of the neutral region is given by; 
( 4.3) 
4.3.1 Recombination in the pn Junction 
If the p+ -n junction is again treated as one-sided, the recombination current at the 
junction is due to recombination in the depleted n-type material. The standard Sah, 
Noyce and Schockley(sJ expression for symmetrical junctions (where N A ~ N D) becomes 
in this case; 
I q. ni W J ( VJ ) RJ = --.-.exp --
Tp 2 2.Vr 
( 4.4) 
4.3.2 Hole Diffusion Current. 
The forward potential, VJ, existing across the pn junction gives rise to an excess 
density of holes (minority carriers) at the edge of its depletion region (x = Wn)· The 
excess density, Pi, is a function of both VJ and the equilibrium concentration of minority 
carriers in the n-type base; 
ny [ (VJ) l Pj = p(Wn)- PnO = Nn. exp r - 1 ( 4.5) 
The density of holes at the edge of the MIS depletion region, p8 , is given by a similar 
expresswn; 
ny (-~) Ps =p(O) = -.exp -
Nn Vr 
( 4.6) 
and will, at least at low current levels, be lower than the equilibrium concentration. 
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Diffusion of the excess of minority carriers away from the pn junction and towards 
the MIS depletion layer constitutes a hole current, lp, which can be described as a 
function of distance, x by; 
8p(x) 
lp(x) = q.Dp·---a;;-
A solution for Ip( x) may be obtained given the limits p(W n) = Pi and p( 0) = p8 ; 
q D [ (W - x) (-x)] lp(x) = .· P w . Ps·cosh ~ - Pj·cosh -
Lp.smh(?) p Lp 
p 
Now, the hole current injected at the pn junction where x = Wn becomes; 
q.Dp [ (Wn)] lpJ = . (.!fa. . p8 -Pi. cosh L 
Lp.smh L ) p 
p 
and the hole current collected at the MIS depletion edge (x=O) is given by; 
q.Dp [ (Wn) l lpJs = . w . p8 .cosh -L -Pi 
Lp.smh(?) p 
p 
(4.7) 
( 4.8) 
( 4.9) 
( 4.10) 
However, in a real MISS device, the width of the base region (5 to 10 JLm) will be 
considerably smaller than a hole diffusion length (100 to 1000 JLm). As such Wn ---+ 0, 
cosh(Wn/ Lp) ---+ 1 and sinh(Wn/ Lp) ---+ Wn/ Lp which allows the above expressions to 
be reduced to; 
Dp Dp ni [ (VJ) (-~)] lpJ = lpJs = q.-.(Ps- Pi)= q.-.- exp - -1- exp -
Wn Wn Nn Vr Vr 
( 4.11) 
The assumption implicit in this expression is that the base transport coefficient, (3 (the 
ratio of the collected to the injected current) is unity. This is equivalent to neglecting 
recombination in the neutral region. 
A further simplification of the expression is possible if it may be assumed that the 
minority carrier density at the edge of the surface depletion region, p8 , is negligible. 
This approximation is valid in the off state where the degree of disequilibrium (and thus 
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the magnitude of e) is large but ceases to be the case as the on-state of the MISS is 
[3] 
approached . Thus, in the low current 'off' state at least; 
( 4.12) 
Having made these assumptions, the hole current through the bipolar transistor is es-
sentially only a function of; 
(a) the level of injection which is proportional to exp(VJ /Vr) and 
(b) the rate of diffusion through the neutral base layer which is proportional to W n -l. 
4.3.3 Electron Diffusion Current. 
The current of electrons diffusing away from the base-emitter junction into the p+ 
emitter can also be obtained by solution of the diffusion equation. If the p+material is 
taken as being semi-infinite, the limits for integration become, n(x = oo) = np0 and n 
(depletion edge) = npo. ( exp ( ~) - 1) giving; 
( 4.13) 
However, for the low current levels corresponding to the off-state of the MISS, the 
injected current will be insignificant compared to the recombination current in the junc-
tion depletion region. Thus for the analysis of the off-state and probably most of the 
NDR state, the electron current at the pn junction will be described by equation ( 4.4). 
Equation ( 4.13) will only apply in the on-state of the MISS where the level of injection 
. h" h[J] lS 1g . 
The above equations describe an ideal pn junction where the doping profile is as-
sumed to be a step function. In general, realistic junctions, whether epitaxial or diffused, 
will have graded doping profiles. In addition, in most realisations of the MISS device, 
there must exist an interface which cuts the plane of the junction and thus provides 
a possible leakage path. This might be represented electrically by a non-linear shunt 
resistance in parallel with the diode. 
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4.4 The MIS Junction 
The theory of MIS junctions has been outlined in chapter 2 of this thesis. It has 
been shown that where there is sufficient communication between the metal and the 
semiconductor, the diode may be in a state of thermal disequilibrium when reverse 
biased. The concentration of minority carriers (holes in a m-i-s(n) diode) in the surface 
depletion region may be lower than the thermal equilibrium value because their rate 
of supply is semiconductor limited. This disequilibrium allows the depletion region 
to penetrate deeply into the semiconductor beyond the limit normally set by strong 
inversion under equilibrium conditions. 
The ability of the deep depletion region to grow and support most of the applied 
voltage but then to contract again when the rate of supply of minority carriers is in-
creased (forcing the condition back towards thermal equilibrium) is fundamental to the 
operation of the MISS device. 
4.4.1 Direct Tunnel Currents. 
Approximate expressions for the electron and hole tunnel currents were given in 
chapter 2. For values of reverse bias sufficient to cause 1/Js ~ Vr, a good approximation 
for !NT was, from equation (2.23); 
I I ( Vins - 4>Fn) NT=- NTo· exp Vr ( 4.14) 
It was also shown that the hole tunnel current may be treated m a first order 
approximation as; 
p(O) 
lpr =!pro· Nv ( 4.15) 
where lpr0 = Ah.T2• exp( -Xh 112 .bins) The hole tunnel current is thus proportional to 
the surface hole concentration which is given by equation (2.14); 
( 4.16) 
Here, e represents the separation of the minority and majority carrier quasi Fermi levels 
and as such is a measure of the degree of thermodynamic disequilibrium at the surface. 
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4.4.2 Generation in the Surface Depletion Region. 
A full expression for the current, Ic, generated in the deep depletion region of a non-
equilibrium MIS diode is given in equation (2.19). This expression describes equally the 
flux of electrons which drift out of the depletion region into the neutral n region and 
the flux of holes which drift to the IS interface. 
4.5 Formulation of the Steady State Model 
When brought into intimate contact to form a MISS device, the pn and MIS diodes 
are at once spatially and electrically connected in series. As such, two constraints are 
placed on the steady state; 
(i) The hole current must be continuous. Thus, neglecting for interface assisted 
tunneling ( lp8T) for simplicity and assuming a unity transport coefficient for the neutral 
(base) region such that lpJ(X = 0) = lpJ(X = Wn); 
( 4.17) 
(ii) The electron current must be continuous, which, again neglecting interface state 
current (I'JJr), implies; 
(4.18) 
These two equations, together with the expression for the surface field in the MIS, 
(B6); 
£s = _ 2.q.Vr.Nn '1/Js + p(O) 
( ) 
1/2 [ ]1/2 
Es.Eo Vr Nn 
( 4.19) 
and the charge neutrality condition, equation (2.8); 
( 4.20) 
constitute a complete description of the MISS system. 
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It was noted in section 4.2.2 that the 'S-type' 1-V curve is current-contr~lled which 
implies that a unique solution for Vror must exist for any given current. In order to 
solve this set of equations, the voltage across the pn junction, VJ may be taken as the 
independent variable. Since the total device current is a monotonic function of VJ, 
this approach is tantamount to driving the MISS with a constant current source and 
calculating the voltage as the current is incremented. 
Taking a particular value for VJ then, the four equations ( 4.17) to ( 4.20) contain 
three unknowns e, 1/Js and Vins and can be solved numerically[31 . As VJ is incremented, 
the total voltage across the switch, given by the sum; 
( 4.21) 
is obtained point by point as a continuous function of the total current through the 
device which is given by; 
( 4.22) 
Moreover, the MISS voltage is obtained as a continuous function of the current 
throughout the switching characteristic, including the NDR region. 
4.6 A General outline of the Switching Mechanism. 
There has been a great tendency in the past for authors to attempt to obtain closed 
form analytical expressions for the principal characteristics of the MISS; Is, Vs, IH 
and VH. However, in order to derive tractable expressions, such attempts necessarily 
require further approximations. As an example, for many years Simmons and Habib 
consistently only considered two modes of device operation corresponding to the limiting 
cases of punch-through of the surface depletion layer to the PN junction [1J and avalanche 
multiplication in the surface depletion field [9J • Experimental work has shown however 
that these limiting cases very often do not apply in practice. The switching process is 
far more general and can only be properly described by a numerical solution of the set 
of equations ( 4.17) to ( 4.22). Full numerical solutions have been obtained for tunnel 
oxide MISS devices by Habib (1981) [101 Fiore de Mattos (1986) [nJ and more recently 
by Lavelle (1989)[31 at Durham. Each of these authors has been able to investigate the 
effects of important parameters such as (i) epilayer doping density, (ii) oxide thickness, 
(iii) metal work function and (iv) thickness of epilayer on the 1-V characteristic. 
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Lavelle[3J has also enhanced the model to account for two dimensional effects which 
are important in real devices and will be discussed in some detail in chapter 5. 
4.6.1 The Off State. 
The off state of the device corresponds to a deeply depleted state of the MIS junction. 
Most of the applied bias is dropped across the deep depletion region and VToT ~ '1/J s. 
Inversion of the silicon surface is prevented by the leakage of minority carriers through 
the semi-insulating layer. As such, the minority carriers in the depletion region are 
not in thermal equilibrium. Their flux is controlled by their rate of supply from the 
semiconductor and the dynamics of the MIS system may be considered 'semiconductor 
limited'. The majority carrier current meanwhile is determined by the strength of the 
electric field at the semiconductor surface. This field is a function of both the surface 
potential and the equilibrium density of minority carriers at the surface. The proportion 
of the total device current due respectively to hole or electron tunnelling is strongly 
dependent on the work function of the metal and the doping of the epilayer[3J • The 
first determines the thermionic barrier faced by tunnelling electrons and the latter how 
strongly the surface field is affected by the reverse bias. 
4.6.2 The Switching Point. 
The switching point corresponds to the maximum depth of the depletion layer and 
also, as pointed out by Fiore de Mattos [2J , the maximum disequilibrium at the surface. 
It may be envisaged as the point where the detailed balance between the rates of supply 
and loss of holes from the surface is tipped in favour of the growth of an inversion layer. 
The cause of this shifting balance must be an increase in the surface hole flux above 
a certain threshold value. It is the physical source of this increased hole flux which 
determines the mode of operation of the switch. Possible sources include avalanche 
multiplication, punch through or illumination which gives rise to enhanced generation 
current. However, in the more general sense, the rise in hole flux above threshold need 
not be related to a definable 'event' such as these. It is just as possible that a gradual 
rise in hole injection from the pn junction should lead to the switching condition. 
The switching condition is clearly closely linked to the ability of the minority carriers 
to escape through the semi-insulating layer. In general, it might be expected that a layer 
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with a higher impedance to minority current flow will allow the critical level of inversion 
charge to form at a lower current. Although the switching point does not in general 
coincide with the onset of strong inversion, it is recognised [121 that the existence of an 
inversion layer is a necessary pre-condition for switching to occur. 
4.6.3 The NDR Region. 
As the current is increased beyond the threshold value, the density of the inversion 
charge continues to increase and the deep surface depletion layer contracts. The MIS 
system starts to return to a state of thermodynamic equilibrium as the minority carrier 
Fermi level moves closer to that of the majority carrier. 
Thus the total device potential decreases, yet the surface field continues to increase 
as a result of the growing inversion layer. These are the conditions that give rise to 
the negative differential resistance behaviour. Although the total voltage is falling, IrN 
is able to increase due to the rise in Es and lpr increases due to the increase in p(O). 
Thus; 
tl.IroT 
tl.VroT 
tl.lpr + tl.lNT < O 
fl. Vins + fl. VJ + fl. 7/J S ( 4.23) 
It is important to note at this point that the NDR effect in the MISS is not related to 
any filamentary conduction processes which are typical of NDR behaviour in amorphous 
materials [13 - 151 In the MISS, the phenomenon is purely the result of a redistribution of 
charge and potential within the device which occurs in a controlled manner. Solutions 
to the steady state set of equations which describe the MISS behaviour are obtained 
throughout the NDR region. 
The device current is obtained as a continuous function of device voltage throughout 
the S-type NDR curve. 
In addition, there is no suggestion in the formulation of the first order model that 
either the charge density or the current density should be anything other than homo-
geneous in the plane of the junctions. That is not to say, of course, that in real devices 
inevitable non-uniformities in material properties may not give rise to a degree of local-
isation of carriers in certain regions. 
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4.6.4 The Holding Point. 
As the device current in the NDR regime is increased further, a point is eventually 
reached where either; 
(a) the rise in current cannot be accomodated if the depletion region continues to con-
tract or 
(b) complete equlibrium is restored at the surface and the strong inversion condition, 
equation (2.10) sets the lower limit to '1f;s. 
At this point, the surface depletion region can contract no further and the differential 
resistance given by ( 4.23) again becomes positive. This marks the holding point. 
4.6.5 The On State. 
The on state corresponds to a high level of inversion of the silicon surface. In this 
state, any increment in applied bias will fall almost wholly across the semi-insulating 
layer. The increased field in the layer will be terminated by an increased density of 
inversion charge, Qinv, as discussed in Appendix B. As such, only a small increase in 
bias is required to cause a large increase in total current in the on state. 
4.7 The Modes of Operation of the MISS Device 
4.7.1 The 'Avalanche' Mode. 
Conventional theory[9J suggests that switching in devices with relatively heavily 
doped (> 1016cm-3 ) epilayers corresponds to the onset of avalanche multiplication in 
the high field at the surface of the MIS depletion region. In this respect, the switching 
phenomenon is assumed to be very similar to 'first breakdown' in bipolar power tran-
sistors (avalanche breakdown of the collector-base junction). The increasing hole flux 
to the I-S interface which arises from avalanche multiplication can not be sunk by the 
tunnel diode and an inversion layer is able to develop, forcing the semiconductor surface 
back towards equilibrium. 
However, in the theoretical study of Lavelle[3J it is shown that the influence of 
the avalanche effect is in fact quite insignificant compared to the effect of the high 
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surface field itself. From (B6) in Appendix B, £sis proportional to (Nn) 112. For high 
doping densities, Vins and hence lNr, may consequentially be high for moderate applied 
voltage. A large electron current entering the pn junction gives rise to an even larger 
hole current in the direction of the MIS and the threshold condition for switching may 
be reached before the threshold field for avalanche multiplication. Thus the switching 
mechanism in MISS devices with highly doped epilayers is more accurately described as 
high field-induced. 
4.7.2 The 'Punch-Through' Mode. 
The switching mechanism in MISS devices with lightly doped epilayers has generally 
been attributed to punch-through (or reach-through) of the surface depletion layer to 
the pn junction depletion layer. Certainly, such an event would lead to a large increase 
in the minority carrier flux to the surface. The same mechanism is one of the principle 
breakdown modes in bipolar transistors. In this case, the switching voltage is approxi-
mately equal to the surface potential required to completely deplete the epilayer. This 
may be obtained from equation (4.1)for a M-i-n-p+structure; 
( ) q.Nn. w2 Vs P- t ~ . epi 2.t8 .t0 ( 4.24) 
In principle then, the switching voltage of these devices should be a function of the 
epilayer doping and thickness and quite independent of the semi-insulator properties. 
However, Lavelle(3J shows that in low doped devices, switching occurs before the de-
pletion region completely reaches through to the pn junction. The switching mechanism 
is rather one of enhancement of the minority carrier injection due to the contraction of 
the neutral base region between the depletion layers. In bipolar transistors, this phe-
nomenon is called the 'Early' effect, and is due to the inverse relationship between lpJ 
and Wn in equation (4.12); 
1 
lpJ ex Wn 
4.7.3 The Generation-Controlled Mode. 
( 4.25) 
As the applied bias on a MISS in it's off state is increased, the surface depletion re-
gion deepens and the amount of generation current arising from within it must increase. 
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This contribution to the hole flux at the 1-S interface may be significant enough for it 
to exceed the threshold value before any of the other switching mechanisms becomes 
active. The generation current is likely to be most effective when the semi-insulating 
layer is highly resistive to minority carrier leakage. Also, it is obviously highly depen-
dent on temperature and illumination. The strong effect of the latter on the switching 
point is the basis of the proposed application of the MISS as a latching photodetector 
for optical communications. 
4.7.4 The 'High Current' Mode. 
A further mode of switching, which arises particularly when the impedance of the 
semi-insulator to majority carrier flow is low, has been identified by Lavelle[3J • If a large 
flux of majority carriers enters the neutral base from the MIS junction, the pn junction 
is forced on and a larger flux of minority carriers (determined by the emitter efficiency) 
is returned, via the neutral base, to the 1-S interface. Thus, although the threshold 
current for switching may be high due to the low impedance of the insulating layer, it 
may still be attained if the minority carrier injection from the pn junction is large. 
4.7.5 A Synopsis of the pn-MIS Junction Interaction. 
In discussing the various switching modes, the importance of the interaction between 
the MIS and pn junctions becomes clear. In a metal-tunnel oxide-n-p+structure, the 
amount of electron tunnelling through the oxide determines the level of injection from 
the pn junction. This in turn determines the equilibrium hole density in the inversion 
layer and consequently the field in the oxide. Completing this sequence of interaction, 
the field in the oxide controls the electron tunnel current. 
Consideration of this coupling of the two bipolar elements leads inexorably to a view 
of the MISS as a current-controlled regenerative feedback system. Each junction feeds 
the other with a flux of injected carriers which controls the flux of carriers of opposite 
type that it receives in return. Before going on to explore regenerative feedback as a 
mechanism which can account for the switching effect, it is important to make a clear 
distinction between the above steady state analysis which, by definition, assumes carrier 
distributions which are constant with time and the feedback analysis which, as will be 
discussed, is based on the concept of incremental changes in carrier distribution. 
60 
4.8 Regenerative Switching in the MISS. 
4.8.1 Introduction. 
Many of the principal workers in the field of MISS devices have analysed the prob-
lem in the steady state along the lines of the previous section but then proceeded, often 
in the same paper, to describe the switching process in terms of a regenerative feedback 
loop (lJ [2J . There is indeed a great temptation to invoke the concept of current con-
trolled regenerative feedback as a mechanism which can account for the 'S-type' NDR 
characteristic. Such an approach is widely accepted in thyristor theory(lsJ and, more 
recently, in the study of planar-doped barrier switches[17l and will also be used in this 
thesis as a tool for the analysis of effects of different device configurations. Considera-
tion of regenerative feedback and the importance of the current gain allows experimental 
results to be accounted for, at least qualitatively, without recourse to full numerical so-
lution of the steady state equations which is both time consuming and requires a great 
deal of computation. However, it is first important to consider how such a regenerative 
feedback model (RFM) should be constructed and what limitations are inherent in this 
analysis. 
4.8.1 The Regenerative Feedback Model of the MISS. 
Habib and Simmons[1J Zolomy[4l and Majkusiak et. al. [sJ were perhaps the first 
authors to apply the RFM to the MISS. Borrowing from thyristor theory, they consider 
the MISS to embody two current gain elements, a bipolar transistor and a MIS diode 
as indicated in figure 4.3. In an epitaxial MISS device, the transistor comprises (i) the 
heavily doped substrate which constitutes the emitter, (ii) the neutral epilayer which is 
the transistor base and (iii) the MIS depletion region which behaves as the collector. 
Significantly, in these analyses, the MIS is not considered to represent a transistor, 
probably because it is not obvious where the base region exists in this device. Some 
confusion has arisen in the literature as to how the current gains of these two components 
should be defined. Zolomy[4J , for instance, defines the gain of the transistor, a as the 
ratio of the hole current collected at the surface depletion edge to the total current 
through the pn junction; 
( 4.26) 
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Figure 4.3; The 'thyristor' model of the MISS device as proposed 
by Zolomy [4] and Majkusiak: et. al. [6]. Here the gain 
elements are configured as common base. 
Figure 4.4; Defmition of the MISS regenerative feedback loop 
using common-emitter gain elements (after Fiore 
de Mattos [11] ) 
which is the common base gain of the bipolar transistor. The amplification factor for 
the MIS is defined similarly; 
( 4.27) 
The total current through the MISS is then given in terms of these amplification 
factors as; 
( 4.28) 
which leads to; 
(4.29) 
where Ia is the current generated in the MIS depletion region and is taken to constitute 
the independent input current to the feedback circuit. Switching is then understood to 
occur when the sum of a1 and a2 becomes equal to unity, causing the device current to 
increase to infinity and thus become limited only by the external circuit. 
More recently, Fiore de Mattos[2l has defined an equivalent loop gain expression 
based on his own definitions of the gains of the two elements; 
and Gs = ITN 
ITP 
( 4.30) 
It may be noted that these are equivalent to common-emitter expressions for the 
current gain of a bipolar transistor, often called hpE, for the case of unity base transport 
coefficient. He also considers the generation current Ia to be the input to this loop as 
represented in figure 4.4 and then obtains the total current as; 
I _ (1 + GJ).(1 + Gs) 1 TOT - 1 - G J .G s . G ( 4.31) 
This expression can be seen to be equivalent to ( 4.29) when it is noted that the 
common-emitter gains of Fiore de Mattos are related to the common-base gains of 
Zolomy by; 
and Gs 
a2 = Gs + 1 ( 4.32) 
Although these analyses may be shown to be equivalent, they are defective in one 
important respect. They both consider direct current values of the gain (or multiplica-
tion) factors. It was recognized early in the development of thyristor theory that it is 
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not the D.C. but rather the small signal current gains[181 that determine the switching 
point. Unity small-signal loop gain is consistent with zero output impedance; 
8Vl 
- ~o 
of V=Vs (4.33) 
which is the proper definition of the switching condition (tsJ • Unity D.C. gain, by con-
trast, is associated with infinite total current through the device[161 which is not a valid 
condition. 
In general, the small signal common base gains a' and the common-emitter gains 
G' are defined as; 
, 1. Ale 
a= 1m --~ls--+0 !:l.IE and ( 4.34) 
As they are generally appreciably greater than the large-signal or D.C. gains, switching 
will be initiated before a1 + a2 ~ 1 or G s. G J ~ 1. It is critical to the switching process 
that the gain of one or both of the elements should be enhanced as the total current 
through the device is increased. Otherwise the unity loop gain condition will never be 
attained. Whereas the gain of a BJT will in general increase with the total current (due 
mainly to the improving emitter efficiency), the same trend has yet to be shown for the 
MIS gain. 
4.9 A Proposed Model of the MISS Consistent with Thyristor Theory. 
All the regenerative feedback theories so far proposed for the MISS consider the 
device to consist of a bipolar junction transistor (BJT) with floating base and a two 
terminal MIS diode. In respect of the latter, they fall short of a full thyristor analogue 
because this requires the coupling of two three-terminal gain elements. Where three 
terminals may be identified, a rigorous definition of current gain is possible. Where 
only two terminals exist, as in the MIS diode, the theoretical treatment of the current 
gain becomes more vague. 
Board [71 in a recent review of regenerative feedback devices takes the course of 
treating the MIS as a charge storage element. He explicitly avoids considering it as a 
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gain element and excludes it from any activity in the regenerative feedback mechanism. 
Its function, he asserts, is to provide the possibility of both a stable low current, high 
voltage (off state) regime and a stable high current, low voltage (on state) regime for 
the MISS. These two regimes are dependent on the amount of minority carrier charge 
stored at the IS interface. 
Zolomyl191 in another persuasive review of 'new bipolar amplifying and negative-
resistance devices' also has problems dealing with the MIS diode as a current gain 
element. In his discussion, he quite rightly states that a bipolar current amplifier must 
consist of (a) a forward biased emitter-base junction which provides current amplification 
and (b) a reverse biased collector-base junction whose depletion region performs the 
function of extracting the minority (output) current from the majority (input) current 
in the base. He also recognizes that the surface depletion region of the MIS performs 
the dual role of minority carrier collection for both the bipolar transistor and the MIS 
diode. He is vague, however in his definition of the MIS gain, again because no base is 
apparent in the MIS structure. 
4.9.1 The MIS as an 'Inversion Base Bipolar Transistor'. 
It is now proposed that the MIS structure itself becomes a transistor as the switching 
point is approached. Although the MIS is simply a diode in most of the off-state of the 
MISS, it is transformed into a transistor when an inversion layer starts to form at the 
semiconductor surface. The inversion layer behaves like the base region in a bipolar 
transistor and what was a two-layer MIS diode becomes in effect a three-layer MIS 
emitter transistor. 
The concept of a bipolar transistor whose base region consists of an inversion layer is 
not new. Such a transistor, shown in figure 4.5 was invented by Taylor and Simmons(zoJ 
at Bell Labs in 1985 under the acronym BICFET, meaning bipolar inversion channel 
field-effect transistor. This device represents the most significant recent advance in 
transistor technology, providing for very fast performance through virtual elimination 
of base transit time and charge storage delays. The same transistor was subsequently 
re-invented in a slightly different guise by a group at MITI, Japan (ztJ under the acronym 
IBT for inversion-base bipolar transistor. The Bell group proposed both Si- and GaAs-
based variants of the BICFET and have since realised several III-V forms of this device. 
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Figure 4.5; Schematic cross-section of a BICFET 
after Taylor and Simmons [20] 
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Figure 4.6; Cross section of an IBT after Matsumoto et. al. [21] 
The MITI group formed the device on GaAs, using undoped AlAs as the semi-insulating 
[21] layer. 
For the purposes of the following discussion, the term IBT is preferred because it 
implies the role of the inversion layer as the base in the bipolar transistor. The term 
BICFET has connotations of field effect transistor which implies unipolar conduction 
in the inversion layer and as such may be misleading. Indeed, Simmons and Taylor 
in their theoretical treatment of the BICFET refrain from calling the inversion layer a 
base, preferring instead to refer to it as a source. 
Fundamental to the operation of the IBT is the provision of electrical contact to the 
inversion layer to provide a third input terminal. This is achieved in all the reported work 
by self-aligned implantation of doped regions around the semi-insulator semiconductor 
interface, as indicated in figures 4.5 and 4.6. No such access to the inversion base is 
available in the usual MISS structure and it must therefore be considered as floating. 
Its supply of minority carriers (the input current of the IBT) cannot be controlled by 
an external source and is dependent on the internal current flows of the MISS. 
The small signal current gain of an IBT in the common-emitter arrangement 1s 
simply; 
, 8Ic 
GIBT = 8IB ( 4.35) 
For the present case, where the IBT is in the form of a metal tunnel-oxide silicon 
structure, the collector current Ic is composed wholly of the electron tunnel current 
INT (under the reasonable approximation of a unity base transport coefficient). 
Because the inversion base is floating, the only provision of base current is from (a) 
generation in the surface depletion layer or (b), as the switching point is approached, 
injection of minority carriers from the p+ -n emitter junction. Whatever the source 
of holes, they all leak away through the thin oxide by tunnelling (neglecting surface 
recombination) and it is possible to state to a first approximation IB = lpr. 
For the sake of completeness, the emitter current is then IE = Ic + IB =!NT+ lpr 
which is consistent with equation ( 4.28) for the total current through the MISS. The 
gain factor of the tunnel oxide IBT is then; 
G' - 8INT 
IBT- 8lpr ( 4.36) 
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which is comparable to the expression for the D.C. gain of the MIS diode, equation 
(4.30), given by Fiore de Mattos[11J in his formulation of the regenerative model. The 
result is the same but the new approach suggested here, which recognizes the existence 
of a three layer transistor structure in the MIS section, is conceptually more satisfying 
and leads to a better description of the MISS as an analogue of the thyristor. 
4.9.2 The Small-Signal Gain of a Tunnel Oxide IBT 
A simple low frequency small-signal gam expressiOn may be obtained for the 
IBT using the steady state equations for the MISS given in sections 4.3 and 4.4. The 
expression for GIBT' equation ( 4.36), may be divided into four partial derivatives; 
GIBT = oiNT= oiNT. oVox. o£s . op(O) 
oipT oVax o£s op(O) oipT ( 4.37) 
These partials may then respectively be obtained by differentiation of expressions 
( 4.14), ( 4.20), ( 4.19)and ( 4.15); 
( 4.38) 
which leads to; 
( 4.39) 
The main features of this expression are; 
(i) The gain increases with increasing INT and therefore with increasing total current. 
(ii) The gain improves for lower oxide capacitance and lower hole leakage by tunnelling. 
Both of these factors suggest gain should be enhanced by using a thicker oxide layer 
or an alternative metal-semiinsulator combination that presents a larger transmission 
barrier to holes than to electrons. 
66 
(iii) To maximise the gain, the surface field should be minimised. Expression ( 4.19) 
suggests this is best achieved by using a low-doped epilayer and reducing the inversion 
layer hole concentration, which is inherent in (ii). 
4.9.3 The Regenerative Feedback Loop Gain. 
In order to establish a loop gain expression, the small-signal versions of the common 
emitter current gains should be used, as discussed in section 4.8.1 The feedback mech-
anism of Fiore de Mattos[2J may be restated as the change in the total current ~Iror 
which results from a small incremental change in the independent input current, ~Ia; 
~~ = (1 + G~BT).(1 + G1:ur) ~1 
T 1 G' G' . G 
- IBT· BJT 
( 4.40) 
The switching condition may then be stated as; 
( 4.41) 
It is interesting to note that there is some agreement between this expression and 
the steady state description of the device. Switching occurs in the steady state when 
the surface potential, 7/Js reaches a maximum. Since Ia is directly related to the surface 
potential through equation (2.17), it thus follows that Ia is also a maximum and as 
such, ~Ia = 0 at the switching point. By evaluating the loop gain at Vs, it can be seen 
that it does indeed attain unity at Vs. Substituting for !NT and lpr from equations 
( 4.17) and ( 4.18), G~BT becomes; 
G' - ~IRJ - ~Ia 
IBT- ~JpJ +~!a ( 4.42) 
giving for the loop gain; 
G' G' l ~IRJ- ~Ia ~lpJ IBT· BJT - · V=Vs ~lpJ +~!a ~JRJ ( 4.43) 
which equals one at the switching point where ~Ia = 0. 
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4.9.4 Limitations of the Regenerative Feedback Model. 
Although the regenerative feedback model (RFM) can account for the switching 
action and may be used to define the switching point, it is rather limited in its range of 
application for several reasons; 
(i) The RFM gives little insight into the behaviour of a switching device after it has 
turned on. The only information it provides concerning the NDR part of the switching 
characteristic is that the loop gain exceeds unity in that region, making it inherently 
unstable. The gain is then thought to return to a value less than unity as the on-state 
is entered, at which point stability is restored. 
(ii) The RFM is defined independently of the physical processes which are occurring 
in the switching device. It must be recognized therefore that although this model may be 
applied to various forms of regenerative switching device (e.g. the thyristor, triangular 
barrier switch or any variant of the MISS), there is no implication that the physical 
mechanisms which give rise to the switching effect are at all related. In the thyristor, the 
transition from the off to the on state corresponds to the saturation of a central reverse 
biased pn junction with high level injection of electrons and holes from neighbouring 
forward biased pn junctions. In the MISS, this transition corresponds to a decline in 
the potential dropped across the surface depletion region as the MIS moves towards 
thermal equilibrium and the inversion charge increases at its interface. In a triangular 
barrier switch, the NDR region corresponds to the reduction in size of a double depletion 
region due to the presence of an increasing density of compensating free-carrier charge[iJ 
. What all these mechanisms do have in common however, is the phenomenon of a 
large increase in the free-carrier (stored) charge internal to the device as the on-state is 
approached. 
(iii) As described in this chapter, the RFM is, like the steady state model, only a one-
dimensional approximation. As such, no consideration has been given to the efficiency of 
interaction between the two gain elements. which has been implicitly treated as unity. 
In a real epitaxial MISS device, the area of the pn junction will be somewhat larger 
than that of the MIS junction. Thus not all the minority carriers injected by the p+ -n 
emitter will be collected by the MIS surface depletion region. The question of collector 
efficiency will be addressed later in the next chapter on experimental two-dimensional 
MISS devices. 
68 
(iv) Although the switching phenomenon in MISS devices has been explained in 
terms of a small-signal regenerative feedback model, no account has been taken of 
frequency effects. In particular, the reduction in gain that must be expected in any 
amplifying element at high frequencies has not been considered. The inability of the 
feedback mechanism to react above a certain 'cut-off' frequency will become apparent 
in some surprising experimental results to be presented in chapter 7. 
4.10 Conclusions 
The theory of operation of the MISS device has been introduced in this chapter 
in terms of both steady state and regenerative feedback analyses. The MISS has been 
shown to be directly analogous to a p-n-p-n thyristor in that it consists of two gain 
elements, a bipolar junction transistor and an inversion base transistor. In each of these 
elements, it is possible to identify; 
(a) A forward biased emitter-base junction which provides current gain proportional to 
the efficiency with which it injects minority carriers into the base layer. This takes the 
form of a p+ -n junction in the BJT and a metal-insulator-inversion layer junction in the 
IBT. 
(b) A reverse biased base-collector junction which separates the minority carrier (output) 
current from the majority carrier (input) current in the base layer. In the MISS, the 
same depletion region acts as the collector for both the BJT and the IBT. 
Furthermore it has been shown that the small signal gains of both these elements 
may be expected to increase with increasing device current which is a necessary condition 
for switching. 
As a final point, it is interesting to note that a failure to recognize the existence 
of a four-layer structure in the conventional MISS has led some authors to propose 
unnecessarily complex alternatives. For example, Z6lomy[191 suggests that a M-I-n-p-
n + structure is required to properly imitate the thyristor and such a device has been 
successfully produced [221 • The theory advanced in this chapter shows the extra layer 
to be superfluous. 
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CHAPTER FIVE 
Epitaxial Tunnel Oxide MISS Devices. 
5.1 Introduction 
Fundamental to all the proposed applications of the MISS in the field of microelec-
tronics, for example as a memory element [lJ or as an active load in digital gates £21 , 
is the ability to scale the device to ever smaller dimensions. To be useful in the high 
density, low power integrated circuits of the present day, this implies dimensions of the 
order of lJLm unless the device is limited to strictly peripheral functions, for example as 
a bond pad driver or high tension input protection device. 
Despite this implicit requirement, very few studies of MISS devices have been con-
cerned with the consequences of reducing the MISS area. A notable exception is the 
work of Faraone et. al. !Jl who made a systematic study of the effects of varying the pn 
junction area for a given MIS diode area. They established that the switching charac-
teristics were very strongly influenced by area effects to such an extent that for a given 
n-p+ epitaxial substrate and tunnel oxide, the characteristic could vary from the case 
VH > Vs (the device exhibits no NDR or on state) for a small MIS:pn junction area 
ratio to the case Vs < VH (no off state) for a large area ratio. As such, geometrical 
considerations generally override the effects of other device parameters. 
In order to investigate the effect of the junction area ratio in the present work, a 
means had to be established to define the extent of the epitaxial pn junction. Apart 
from this additional requirement, the processing required for the fabrication of epitaxial 
MISS devices is identical to that described for the MIS diodes in the previous chapter. 
There are several options for achieving electrical isolation of an epitaxial junction, three 
of which are shown diagramatically in figure 5.1; 
(a) Etching of V-grooves to a depth greater than the epilayer thickness provides well 
defined, physically isolated mesas on which the MISS may be formed. This technique 
has been applied by several authors[aJ but has the great disadvantage of creating a 
highly undesirable morphology for subsequent processing. 
(b) Deep implantation of acceptor ions to create an isolated n-well, surrounded by 
p+ material. This method has been applied by Chang et. al. £41 and has the advantage 
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oasc: ·comact MIS contact 
n epilayer 
p + substrate 
Substrate contact 
(a) 
n epilayer 
p + substrate 
(b) 
p + substrate 
(c) 
Figure 5.1; Possible methods of isolating an epitaxial junction; 
(a) deeply etched V-grooves 
(b) deep implantation of acceptors to create an 'n-well' 
(c) Implantation of oxygen ions to form an oxide wall. 
of maintaining a planar surface. 
(c) Implantation of oxygen ions to form an n-well surrounded by an insulating barrier 
of oxide. To the authors knowledge, this approach has not been implemented in the 
study of MISS devices but is certainly under development for application in integrated 
circuit fabrication. 
Since the second two approaches require high energy ion implantation, a technique 
which was not readily available at the time of these studies, the first method which 
makes use of etched grooves in the substrate was developed. 
5.2 Etching of V-grooves in {100} Silicon 
The principal requirements of an etch to provide controlled etching of V-grooves in 
{100}-oriented silicon substrates are; 
(i) A high selectivity for removal of {100} planes with respect to {111}-oriented crystal 
planes. Such selectivity allows the desired 'V' shaped groove profile to be defined in 
which the sloping side walls correspond to {111} planes which are inclined at 54.74° to 
the {100} as indicated in figure 5.2. 
(ii)A high selectivity between the etch rates for the {100}-oriented silicon and a suitable 
masking material such as native oxide. 
Several chemical etches have been developed to provide preferential etching of the 
{100} orientation together with a very low rate of attack of the masking layer and have 
been reviewed by Bean(sJ . In general, anisotropic etches are solutions of a base (NaOH, 
KOH, ethylenediamine or hydrazine) and a compexing agent (IPA or pyrocatechol) in 
water(6J . Two standard etches are 65% hydrazine in water (which does not require 
a complexing agent) [61 and 5 : 4 : 16 KOH : IPA : H20 ['l which offers excellent 
selectivity (etch rate ratio 100: 1 : 0 for {100} Si: {111} Si: Si3N4). 
However, the first presents an undesirable safety hazard and the second makes use 
of a potassium compound, the presence of which is best avoided in any silicon process 
where an oxide is critical to the functioning of the device. Therefore an alternative etch 
first used by Finne and Kleine[sJ has been adopted. 
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The etch used consists of ethylenediamine (EDA) (NH2(CH2.CH2)NH2), pyrocate-
chol (C6H4(0H)2) and water and is found to give the best selectivity for the following 
mixture; 
35 mole% Ethylenediamine (1,2-Diaminoethane hydrate) 
3. 7 mole% Pyrocatechol ( o-dihydroxybenzene) 
61 mole% Water 
This etchant also has the advantage that it almost ceases etching when it reaches 
highly doped p+ silicon. As such, the p+ substrate of the epitaxial material used in this 
study should provide a natural etch stop. 
There are several important aspects of the use of any of these anisotropic etches for 
defining rectilinear V-grooves or mesas in {100} silicon; 
(i) The desired pattern must first be defined in a suitable masking layer. In the 
case of the EDA etch, Si02 offers very good resistance, being removed at only about 
SA/ . [8] mm . 
(ii) The edges offeatures to be etched must be well aligned to the orthogonal< 110 > 
axes on the {100} surface, as indicated in figure 5.2. Otherwise, a unique {111} atomic 
plane will not be etched on each side wall and a stepped morphology[9J will result with 
undercutting of the mask in proportion to the degree of misalignment. 
(iii) Where etched features have convex corners, quite severe undercutting of these 
corners will result due to the relatively fast removal of exposed {331} planes[5l and 
the corners will be rounded. This effect may be offset by adding 'lobes' to any convex 
corners in the desired pattern which then behave as 'sacrificial' etch material. 
(iv) The etching action may be inhibited by localised surface or bulk defects and by 
residual hydrous silica where this is not removed rapidly enough. Where this occurs, 
square pyramids of unetched silicon will remain. It is therefore necessary to ensure the 
surface is well cleaned and dry prior to etching. 
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5.2.1 Characterisation of the V-groove Etching Process 
Several etch tests were conducted to establish the efficacy of the EDA mixture in 
defining the desired isolation grooves. A {100} silicon wafer (n-type) was scribed parallel 
and perpendicular to the flat edge which corresponds to a< 110 > axis and then broken 
into quarters. These were cleaned using the standard process described in chapter 3 and 
then oxidised for 40 mins in dry oxygen which provided a 325A Si02layer as determined 
by ellipsometry. A suitable test mask which included a variety of slot and mesa features 
was carefully aligned to the cleaved edges ( < 110 > axes) and printed in AZ1350 resist. 
Then the pattern was transferred to the Si02 masking layer using 4:1 buffered HF and 
the resist stripped off. The EDA etch solution was prepared in a flask fitted with a 
condenser to prevent vapour loss and heated to 100° C by immersion in boiling water. 
The samples were then given a final dip in 6% HF to ensure complete removal of surface 
oxide in exposed areas and blown dry. After a 10 min etch in the EDA, they were rinsed 
well in deionised (d.i.) H20 and dried from IPA. The mask was later removed by a short 
etch in buffered HF. 
Inspection of the etched samples in a scanning electron microscope revealed that; 
(i) Etched areas were littered with small square pyramids of unetched silicon, despite 
the precautions taken, 
(ii) Features with concave corners had well-defined 90° angles, figure 5.5 , despite the 
relatively poor definition of sharp angles achieved by photolithography (diffraction ef-
fects at the mask-making and contact printing stages tend to round off square features). 
In this respect the anisotropic etch makes a marked improvement in the final definition 
of rectilinear V-grooves. 
(iii) Convex corners were considerably rounded to the extent that the mesas ceased to 
appear rectangular as shown in figure 5.5. Although this result is somewhat displeasing, 
it was felt that so long as the receding corners did not encroach on the MIS windows 
which were to be defined at the mesa centres, the situation was tolerable. The intent 
here is merely to define the extent of the epitaxial junction in MISS devices. It was 
therefore concluded that the option of including sacrificial lobes at mesa corners would 
not be taken. This measure would introduce the additional complication of ensuring 
their complete removal. 
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5.2.2 Measurement of Groove Depth 
The depth of etched V-grooves, whether they be flat-bottomed or not, may be easily 
determined by measurement of their lateral dimensions. Using an optical microscope 
with a calibrated eyepiece graticule, the widths of the tops and bottoms of several 
grooves (W1 and W2 in figure 5.2) were measured by judicious re-focussing and their 
depths, D, obtained from the geometrical relation; 
D o (W
1 
_ W
2
)/2 =tan 54.74 = 1.414 (5.1) 
By this means the etch rate was established to be 0.79 ± 0.02J.Lm/min which is in 
fair agreement with Bean[5) who obtained a value of l.1J.Lm/min. 
5.2.3 Photolithography on a Grooved Topology. 
In initial experiments to test the standard photolithography process on surfaces with 
deep V-grooves, it soon became apparent that their presence poses severe problems. The 
Shipley Microposit 1350 resist used in the Durham Microelectronics laboratory, which 
spins on to a thickness of only 0.5J.Lm, provided quite unsatisfactory coverage as can be 
seen from the micrograph in figure 5.3. Here the resist has withdrawn from the groove 
edges, presumably under the influence of surface tension, causing discontinuities in the 
pattern defined in it. In addition, the grooves have been filled with resist which has 
then failed to be fully developed and thus remains where it should have been removed. 
An attempt was made to improve the coverage by dip-coating the resist rather than 
spinning it on. Although this approach did provide complete coverage right up to the 
groove edges, it introduced the additional problem of poor thickness uniformity which 
is evident in the photomicrograph of figure 5.4. Also, handling difficulties arose at the 
next process step, the resist soft bake, due to the reverse faces of the wafers also being 
coated. 
The coating problem was finally resolved by procuring a different photoresist known 
as TF20 from the same manufacturer. This product has a much greater solids content 
and is much more viscous than the Microposit 1350. It therefore spin coats to a consid-
erably greater depth, around 4-5J.Lm and proved to provide quite satisfactory coverage. 
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Figure 5.3; Scanning electron micrograph of a pattern defined in Shipley 
'Microposit' 1350 photoresist showing track discontinuities 
caused by withdrawal of resist from the V -groove edges. 
Figure 5.4; Nomarski photomicrograph of a grooved surface dip co~ted with 
1350 resist, showing the poor thickness uniformity achieved. 
However there did remain the problem of poor uniformity, with thicker resist in the 
centre of mesas thinning towards the groove edges. This effect has two consequences; 
(i) When a metal track is required to pass over an isolation groove, the track width is 
reduced at the groove edge due to over exposure of the resist which is thinner at that 
point. In severe cases, there is a possibility of a break in the track. 
(ii) Conversely, the size of a MIS window defined in the centre of a mesa depends on 
the resist thickness in its locality. In particular, where the mesa is small, as for switch 
no.12 on the MISS test chip (see appendix C), the resist tends to be thinner and the 
MIS window becomes enlarged. 
In spite of these problems, this V-groove process was thought to be adequate for the 
purposes of this study where yield was not a crucial factor. 
5.2.4 Fabrication of Isolated Epitaxial MISS Devices 
The process used for fabrication of V-groove isolated MISS devices, summarised in 
table 5.1, was basically an extension of the one established for the processing of MIS 
diodes. The only additional steps required were (a) definition of the isolation groove 
pattern in a masking layer of oxide using mask #1 (Appendix C) and (b) etching of 
the grooves to the desired depth and removal of the mask. Subsequent to etching the 
grooves, a thick layer of 'field' oxide was grown to passivate the surface and provide the 
necessary isolation for the metal interconnects and bond pads. 
The starting material for these devices was epitaxial {100} n-on-p+ silicon with a 
nominal epilayer thickness of 4.5JLm and resistivity at room temperature of 5 to 8 n.cm 
(corresponding to a doping of about 1.5 1015cm-3). The substrate resistivity was of the 
order of 0.01f2.cm. On both wafers a 4 x 8 array of chips was defined with each chip 
containing 8 isolated and 1 unisolated discrete epitaxial switches. 
The scanning electron micrographs in figure 5.5 (a) and (b) show examples of com-
pleted isolated devices corresponding to the series 9-12 (varying pn junction areas) and 
14-17 (varying MIS areas) as defined in figure C.l. 
76 
Step Description Details 
1 Scribe {100}Si wafer into quarters II and ..l to flat 
2 Degrease in 1,1, 1-trichloroethane 10 mins boiling; repeat 
3 Etch in sulphuric 'bomb' 20 mins in boiling 1:1 HzS04:Hz02 
4 Rinse in re-circulating d.i.HzO Until resistivity of effluent > 10Mr! 
5 Grow 3-400Amasking oxide 40 mins dry ox. @ 1000°C 
6 Print mask #1 AZ1350 resist; expose 12 sees 
(isolation pattern) (align II to a scribed edge) 
7 Hard bake resist 20 mins on hotplate @ 120°C 
8 Etch masking oxide Immerse in BHFt until hydrophobic 
9 Strip resist Proprietary stripper and acetone. 
10 Rinse in re-circulating d.i.HzO Until resistivity of effluent > 10Mr! 
11 Dip in 6% dilute HF 3-4 sees then quick rinse 
12 Etch V-grooves in 12 min EDA etch @ 100°C 
silicon surface (see text) 
13 Rinse well in re-circ. d.i.HzO Until resistivity of effluent > lOMr! 
14 Remove masking oxide BHF etch until hydrophobic 
15 Rinse well in re-circ. d.i.HzO Until resistivity of effluent > 10Mr! 
16 Grow field oxide 240 mins wet ox. @ 1000°C 
17 Print mask #4 TF20 resist; expose 50 sees 
18 Hard bake resist 20 mins on hotplate @ 120°C 
19 Etch MIS windows Immerse in BHFt until hydrophobic 
20 Strip resist Proprietary stripper and acetone. 
21 Rinse well in re-circ. d.i.HzO Until resistivity of effluent > 10Mr! 
22 Dip in 6% dilute HF 3-4 sees then quick rinse in H2 0 
just prior to next step and blow dry from I.P.A 
23 Grow tunnel oxide Dry ox. @rv750°C for required time 
24 Evaporate aluminium Load samples direct from furnace 
When base pressure < 10-7Torr 
5 x 8 sec bursts, e-beam@ 400mA 
25 Print mask #6 TF20 resist; expose 60 sees 
26 Soft bake resist 20 mins on hotplate @ 85°C 
27 Etch aluminium HP04 until visibly cleared 
28 Strip resist Proprietary stripper and acetone. 
29 Coat front face Spin resist, soft bake. 
30 Lap back face. 0.25J.Lm diamond paste. 
31 Etch back face. BHF etch to remove oxide. 
32 Evaporate aluminium for One 30-40 sec evaporation. 
back contact -shadow mask two stripes. 
t BHF; 4:1 buffered hydrofluonc ac1d (NH40H : HF) 
Table 5.1 
Process for fabrication of V-groove isolated 
epitaxial MISS devices. 
Assessment 
doz by ellipsometry 
check linewidths 
Check through to p+; 
thermoelectric probe 
check colour 
check linewidths 
doz by ellipsometry 
align & linewid ths 
check linewid ths 
Check resistance 
between stripes. 
(a) 
(b) 
Figure 5.5; Scanning electron micrographs of completed V-groove isolated 
epitaxial MISS devices corresponding to the series; 
(a) 9-13 (varying pn junction areas) and 
(b) 14-16 (varying MIS areas). 
5.3 Switching Characteristics of Isolated Epitaxial MISS Devices. 
A number of wafers of isolated epitaxial MIS switches have been fabricated using the 
above process. Two of these, referred to as 'A' and 'B', have been electrically evaluated 
in some detail. They were processed identically except for the growth of the tunnel 
oxide layers which correspond to oxidation periods of 8 and 6 minutes respectively. 
5.3.1 Measurement of MISS Switching Characteristics 
Initially, switching characteristics of the isolated devices were obtained using an 'X-
Y' pen plotter in the circuit shown in figure 5.6. Here, the load resistor RL serves to 
limit the current in the highly conductive 'on' state and develops a voltage across it 
which is measured on theY- (current) axis of the pen plotter. 
At this point it is important to give some consideration to the superposition of the 
load line due to RL on the MISS switching characteristic, bearing in mind that this 
includes an 'S'-type negative differential resistance (NDR) region. 
Figure 5.7 demonstrates how a steep load line (low value of RL) can intersect an S-
shaped curve at more than one point while a sufficiently shallow load line (high value of 
RL) may cut the curve at a unique point for any applied bias. With no prior knowledge of 
the nature of the I-V curve between the switching and holding points, it is only possible 
to state that the load resistance required to achieve the latter condition is given by; 
(5.2) 
where NDR represents the value of the negative differential resistance at a current 
I. This condition may be assured, of course, if a constant current source (for which 
RL ~ oo) is used in place of the voltage supply and load resistor. 
It may further be stated that to measure both the switching and the holding point 
of the MISS with a single sweep of the applied bias, a requirement for RL is; 
R (Vs-VH) 
L > _,_(I....o..H ___ J_s-'-) (5.3) 
If a lower value of RL than this is used, then on increasing the applied bias above 
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Fig 5.6; Measurement circuit used to plot MISS 1-V characteristics 
using an X-Ypen plotter. 
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Figure 5.7; Superposition of load lines on an S-type NDR 
current-voltage characteristic. 
the switching point, the quiescent point will move directly to an intercept with the 'on' 
state curve, somewhere above the holding point (transition A-tB in figure 5.7). Thus 
a correct value for the switching point will be obtained but the true holding point will 
not be determined. If however, the applied bias is subsequently decreased, the holding 
point will be detected but the swiching point will not (transition C-tD). 
5.3.2 The Myth of the Third State 
The effects of the position of the load line may be seen in the 'X-Y' pen plots of 
figure 5.8and 5.9 which were obtained with a low value of RL (lkr2) and an 'infinite' 
value of RL (constant current source) respectively. Another consequence of using a pen 
plotter is evident in figure 5.8where the curve describing the switching transition is a 
result of the slow response of the pen plotter to changes in voltage at its inputs. This 
curve has no meaning in terms of the MISS characteristic. The curves drawn using 
the constant current source, figure 5.9, demonstrate another effect of the measurement 
circuit which might easily be misinterpreted as a property of the MISS device (and 
indeed often is in the literature). Whenever a constant current source or a high value 
of load resistance is used, a 'third state', intermediate between the stable 'on' and 'off' 
states, appears to exist , as indicated in figure 5.9. It can quite easily be shown, of 
course, that this apparent third stable state is in fact an artefact of the oscillatory 
behaviour which normally arises when a MISS device is biassed into its NDR region. 
When the oscillations are detected using an oscilloscope they are found to be highly 
assymetric as indicated in the diagram inset in figure 5.9. This assymetry gives rise to 
the perceived I-V curve which results from measuring time-averaged values of current 
and voltage. The same phenomenon arises when a transistor curve tracer is used to 
measure a MISS switching characteristic and a high value of series resistance is selected 
as shown in figure 5.10. Here, the temptation to interpret the artefact of the unstable 
response as a third stable state is even greater. 
Although this discussion of the proper determination of the switching characteristic 
may appear trivial, it must be pointed out that a good number of authors have reported 
the existence of three states in MISS characteristics. [10- 121 Indeed, the third state has 
even been explained theoretically[131 • Unfortunately, an element of doubt must be cast 
on any such results. 
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Figure 5,8; Typical MISS switching characteristics obtained using the X-Y plotter with a 
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Figure 5.9; Typical switching characteristics obtained on a pen plotter 
using a constant current source (R::oo). Note the apparent 
stable state in the NDR region which actually corresponds 
to oscillatory behaviour (as indicated in the inset diagram). 
The devices are numbers 11, 12 and 13 off wafer A. 
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Figure 5.10; The 1-V characteristic of a MISS device as it appears on a 
transistor curve tracer display when a large value of series 
resistance is selected The 'intennediate state' is again a 
product of unstable behaviour and the relatively slow 
response of the measuring instrument. 
Time 
Interestingly, the same phenomenon has recently been causing some consternation 
amongst workers in the field of resonant tunnelling heterostructure diodes!141 These 
diodes exhibit 'N-type' NDR and are currently attracting great interest as memory 
devices. They may also appear to exhibit a third state due to oscillatory behaviour 
in the NDR region. Such a naive observation became the subject of intense debate 
in 'Physical Review Letters' recently, [15 ' 161 until the misinterpretation was eventually 
. d t [17] pomte ou. 
The question of instability in the NDR region will be treated in much greater detail 
m chapter 7. It is sufficient for the purposes of measuring the principal switching 
parameters Vs, Is, VH, and IH to be aware of the possibility of falsely determining the 
stable states. 
5.3.3 Automated Measurement of MISS Switching Characteristics 
A large number of devices were initially measured using both the pen plotter and the 
transistor curve tracer. It became clear that reproducibilty of the switching parameters 
for any given size of device was not good enough to be able to accurately determine the 
effects of area variations. In addition, these measurement techniques were limited in 
range and were insufficiently sensitive for measuring the important off-state currents. 
Therefore, subsequent I-V measurements were made using a picoammeter in an au-
tomated system similar to that described in chapter 3 for the study of MIS diodes. 
The only additions required to the circuit of figure 3.5 are a load resistor RL and a 
D.C. voltage amplifier to increase the bias range of the D/A converter. The complete 
measurement circuit for MISS switches is shown in figure 5.11. An advantage in using 
a microcomputer for data capture is that it provides a means for automatically deter-
mining the principle switching parameters. The author has written simple algorithms 
to detect the turning points (Vs,ls) and (VH JH) and also the off-state current at a 
nominal off-state voltage of 3.0V during the measurement routine. Then, by captur-
ing a sufficient amount of data, it becomes possible to determine variations in device 
characteristics on a statistical basis. 
Figure 5.12 shows a sample of switching characteristics from devices numbers 10 and 
17 on wafer 6, measured using the automated system. An important feature of these 
figures is the 'forming' effect which is manifested by these devices. The off state current 
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Figure 5.12; Switching characteristics obtained point-by-point from several MISS devices of types 10 (a) and 17 (b). 
These plots demonstrate the spread in the measured characteristics and the effect of forming. 
(the lower curves correspond to unformed (virgin) devices). 
Sw Vs(virgin) Vs(formed) Js(virgin) Js(formed) Jo (virgin) Jo (formed) 
14 
15 
16 
17 
13.72 ± 0.82 13.29± 1.64 7.63± 8.65 61± 20 4.53 ± 3.38 
11.42 ± 1.35 10.43± 1.27 0.79± 0.67 1.52± 1.60 1.35 ± 0.89 
10.71 ± 1.00 10.17± 0.90 0.22± 0.11 0.42± 0.24 1.09 ± 0.36 
10.03 ± 0.69 9.79± 0.84 0.18± 0.06 0.22± 0.09 1.58 ± 0.67 
Table 5.2 
Switching parameters (in volts, A/cm2 and mA/cm2 respectively) 
of virgin and formed MISS devices 
135 ± 7~ 
43 ± 10 
50± 23 
30 ± 6 
of virgin devices (those that have not been previously biased beyond the switching 
point), is of the order of a few pA but this increases by at least an order of magnitude 
after the first switching cycle. In view of the possible importance of off-state leakage in 
real applications, this effect will first be examined in greater detail, before going on to 
discuss the effects of area. 
5.4 Initial Forming of MISS Switching Characteristics. 
A 'forming' effect in MISS devices was first reported by Kroger and Wegenerr101 
who found that the switching point of tunnel oxide MISS devices changed after the very 
first switching cycle but subsequently remained constant. To illustrate the effect, mean 
values of Vs, Js and Jo (with standard deviations) have been obtained from devices 14 
to 17 both before and after forming and are given in Table 5.2. These results, plotted in 
figure 5.13, show that it is not only the switching point that is modified but the whole 
off-state curve moves upwards markedly. Indeed the off-state 'leakage' current increases 
by a factor of about 30! In contrast, no detectable change in the on-state curve is 
measured. An important point to note in these measurements is that the device must 
be switched into a highly conducting state for forming to occur. No change is detected 
if a MISS is merely driven along its off-state characteristic. However, no systematic 
study of the relation between the total current passed and the degree of forming has 
been undertaken. This is a possible avenue for further study if commercial application 
of tunnel oxides in this role is desired. 
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Figure 5.13; The switching voltage and off-state leakage current of 
formed (e) and unformed (virgin) (0) MISS devices. 
The data are mean values with standard deviation error 
bars, as given in table 5.3 .. 
The observations of forming provide further evidence that the off current (the reverse 
saturation current of the MIS diode) is not semiconductor controlled, as established in 
chapter 3. It would be hard to account for the large increase on the basis of enhanced 
generation of carriers in the silicon. 
The changes that occur due to forming have been further investigated by measuring 
the high frequency C-V curve (Boonton 1MHz) of a MISS before and after the first 
switching cycle. Figure 5.14(a) shows a typical set of 'virgin' (unformed) curves obtained 
from devices # 14 to # 17 while figure 5 .14(b) shows the consequences of forming on the 
shape and height of the capacitance peak. Although the results from only two devices 
are shown for clarity (one of which is offset by the bond pad capacitance), these are 
typical of a reproducible trend. 
5.4.1 Possible Causes of Forming 
Following the discussion of reverse saturation currents in subsection 3.7.3 and of 
MIS C-V curves in 3.7.4, there would in fact appear to be two possible causes of the 
significant increase in both the peak capacitance and the leakage current: 
(a) A decrease in the effective thickness of the tunnel oxide. 
This might arise from penetration of the contact metal (aluminium) deeper into the 
oxide layer, in the manner discussed in section 3.2.2. The heat energy released by the 
large flux of carriers passing through the oxide layer in the on-state may be sufficient to 
cause the reaction (3.1). The density of the power dissipated at the MIS junction may 
be estimated as JH W fcm 2, assuming a 1 volt drop across the oxide, which corresponds 
to the very high value of"' 2000 W /cm2 for the smallest device #14 ! Such an input of 
power to the junction might be expected to be rather destructive. 
(b) An increase in the density of interface states. 
It was suggested in chapter 3 that a large proportion of the total current passing through 
a MIS diode is assisted by interface states. An increase in their density, arising from 
the conditions to which the MIS diode is subjected in the on-state of the MISS, might 
therefore account for the increased leakage current. 
However, at this point it is important to mention that the effect of forming was not 
permanent. Although after forming no further change would be apparent during the 
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Figure 5.14; 1MHz C-V plots from MISS devices on wafer 5; 
(a) series 14-17 (all virgin) 
(b) switches 11 and 13 (with bond pad connected) 
both before and after the first switching cycle. 
same measurement session, a device re-measured several days or weeks later would be 
found to have returned to its 'virgin' state! 
Again, no systematic study has been made to discover what time constants are in-
volved in this 'mending' process or whether it may be assisted by thermal annealling. 
There is obviously some scope for further research into this effect. However, one conclu-
sion that may be drawn from this apparent 'metastability' of the formed state is that it 
is unlikely to be related to aluminium penetration. The reaction (3.1) between Al and 
Si02 would not be expected to be reversible. Thus it seems more likely that generation 
of interface states is responsible after all. 
5.4.2 Generation of Interface States in MIS Diodes 
Generation of interface states in the metal-oxide-semiconductor system due to high 
field injection of carriers is not a new phenomenon. In fact, the effect has been ex-
tensively studied in relation to metal-nitride-oxide-silicon (MNOS) electrically alterable 
memory devices (EAROMs)r181 which also make use of tunnelling through a thin oxide 
layer. On the basis of this work, the conditions for their creation are now quite well 
established and can be seen to be identical to those existing in the MISS when it is 
turned on. 
It has been shown that both electrons and holes may generate interface states upon 
injection in MOS structures[191 • Whereas electrons give rise to a typical broad U-shaped 
distribution (peaking close to Ev and Ec) which is attributed to strained and dangling 
bonds,r201 holes cause an additional peak 0.7eV above Ev[201 [211 Thus the presence of 
energetic holes at or near the interface is a necessary condition for creating the peak. 
In particular the 0.7eV peak has been attributed to the interaction of holes with Si-OH 
centresr201 • Water-related species such as SiOH groups in the oxide are also thought to 
h . [20) [22) accelerate t e generatiOn process 
It has also been suggested that holes passing through the oxide may break strained 
Si-0 bonds both at the interface (resulting in a trivalent Si and a non-bridging 0) and in 
the oxide bulk. Indeed, in the case of dry oxides, this seems the more likely mechanism. 
Subsequently those broken bonds generated in the strained region of oxide near the 
interface diffuse in the strain gradient and pile up at the interface. Any Si-OH groups 
would probably assist the diffusion process by making the oxide lattice more labile. 
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Since the better part of a tunnelling thickness oxide layer may be expected to remain 
strained, as discussed in section 3.2.3, then it might be suspected that all broken bonds 
generated in the bulk Si02 will migrate to the interface. However, the enhancement of 
the MISS leakage current appears to be temporary, suggesting that the interface states 
created are metastable. It is not apparent why this should be the case, although it is 
known that traps created in Si02 layers by high energy radiation may be annealed out 
at low temperatures (around 100° C) [23l , so their stability is low. 
5.5 Area Effects in the Isolated MISS. 
In view of the considerable spread in the measured MISS characteristics, a number 
of devices of each size (typically ten) have been measured on wafer Band mean values of 
the five key parameters, together with standard deviations have been calculated. Wafer 
B was chosen for this study because the initial measurements using the plotter and 
transistor curve tracer indicated a better yield and greater reproducibility of devices on 
this wafer. The results are summarised in Table 5.3 where the device dimensions, as 
determined by use of an optical microscope with a calibrated eyepiece, are also given. 
The measured feature sizes do not correspond precisely with those on the masks, mainly 
due to the photolithographic problems discussed in section 5.2. Also included in table 
5.3 are values of current density, J (A/cm2) corresponding to Is, IH and Io which were 
calculated using the measured MIS contact sizes. 
5.5.1 Measured Effects on Device Characteristics 
Sever~l effects of area variations are particularly notable and will be examined; 
The off-state 
The mean values of off-state leakage current density, Jo (@ 3V) (calculated by di-
viding the measured currents Io by the measured MIS areas) are not very much larger 
than their standard deviations, as might be expected in the light of the results ob-
tained for the reverse biassed MIS diodes in chapter 3. There it was shown that just a 
±2Avariation in d0 x may give rise to a six-fold variation in the leakage current density. 
However, neglecting switch 10 for which the mean of Jo has an unusually high deviation, 
the measured values would appear to be reasonably constant, implying that the off-state 
is controlled by the MIS diode characteristics. Therefore, it might be concluded that 
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Switch MIS area 
No. J.Lm2 
9 510 
10 540 
11 520 
13 530 
14 80 
15 520 
16 1100 
17 1800 
- - -
pn area Vs VH Is IH Io Js JH Jo 
J.Lm2 v v J.LA J.LA nA A/cm2 A/cm2 A/cm2 
52500 10.36 5.71 8.12 678 523 1.59 133 0.103 
{1.07} (0.46} (3.64} (434} (324} (0.71} (85} (0.06} 
22800 10.28 4.58 5.76 523 1570 1.066 97 0.291 
(0.68} (0.36} {1.84} (221} (3390} (0.34} {41} (0.63} 
12400 10.40 4.69 7.48 520 523 1.438 100 0.100 
(0.97} (0.99} (3.91} (234} {290} (0.75} (45) (0.055) 
8305 10.27 4.65 8.97 705 420 1.69 133 0.079 
(0.96} (1.04} (9.17} {340) {207} {1.73) (64) (0.039) 
12400 13.29 7.26 48.8 1630 108 61 2037 0.135 
(1.64) (1.36} {16.5) {361) (59} (20.62) (451) (0.073} 
12400 10.43 5.25 7.89 825 223 1.52 158.7 0.043 
{1.27} (0.85} (8.32} {400) (56} (1.600) (76.9) (0.01) 
12400 10.17 4.45 4.60 488 476 0.418 44.4 0.050 
(0.90) (1.06) (2.67} {44) (250} (0.243} {39.7} (0.023} 
12400 9.79 4.11 3.88 183 531 0.216 10.17 0.030 
(0.84) (0.29} (1.65) (54) (110} (0.092} (2.98) (0.006) 
Table 5.3 
Mean values of switching parameters obtained from MISS devices of type B 
(with standard deviations in brackets). MIS and pn junction areas vary as indicated. 
any effect of pn or MIS junction dimensions is insignificant. It must be noted however 
that these results do not take into account the effect of forming. All the readings taken 
have been from 'non-virgin' devices i.e. from devices that have been switched at least 
once prior to the measurement. It is possible though that the initial forming process 
was more effective for switch 10 or that a recurrent defect has arisen in the fabrication 
of this particular device. However, given that the other switching parameters of #10 
are consistent with those of the other devices, this is not considered significant. 
The Switching Point (Vs,Is); 
Whereas the switching voltage appears to be insensitive to variations in the pn 
junction area Apn (switches 9-13), a definite trend is evident for changes in MIS junction 
area AMIS (14-17). To be more precise, Vs clearly bears an inverse relationship to the 
size of the MIS contact. This effect is particularly pronounced for the smallest device, 
#14 which switches at a markedly higher voltage than the other devices. 
The switching current, Is varies with AMIS in a similar manner to Vs, which leads 
to the apparent paradox that Is actually increases with decreasing MIS area. 
It is important to note however, that although small differences exist between devices 
with different MIS area, the switching voltage is fairly consistent for all the devices 
measured. Certainly, the large variation observed by Faraone et. al. (3J using a similar 
range of MIS and pn junction areas is not apparent. The implication of this consistency 
is that the MISS devices in this study are operating in the so-called 'punch-through' 
mode whereas those of Faraone et. al. were clearly not. This despite the specifications of 
the two processes being very similar. Following the discussion of section 4. 7.4, it may be 
postulated that their devices were working in the more general feedback gain-controlled 
regime, suggesting the presence of a less conductive oxide layer. The near-punch-through 
d f . h" . h . d . b h th . 1[24 - 261 d . 1[341 t d" mo e o sWitc mg IS c aractense m ot eoretlca an expenmenta s u 1es 
by; 
(a) relative insensitivity to area effects compared to devices operating in the more general 
generation-controlled or high emission modes described in chapter 4 and 
(b) a distinct rise in device current as the switching point is approached. 
However, the fact remains that the area of the MIS diode does have some influence 
over the switching condition even in these punch through mode devices. In subsection 
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4. 7.2, it was made clear that this mode is not as clearly defined as the term 'punch-
through' implies. Theoretical studies by Lavelle[261 indicate that the actual switching 
criterion in these devices is not the meeting of the depletion regions but rather the 
rapidly improving efficiency of the BJT as the neutral base width contracts. In terms 
of the feedback analysis, this may be interpreted as an enhancement of the current gain 
which leads to switching before the full punch-through condition is reached. 
The holding point, (VH ,IH ): 
In common with the results for the switching voltage and current, the general trend 
is for VH and IH to increase with decreasing AMIS but remain relatively insensitive 
to changes in Apn. It is not clear, however, why the junction isolation should be so 
ineffective. Faraone et. al. found a reduction in IH as the pn junction area was 
decreased (the pn:MIS area ratio decreased) and again recognised that it was due to an 
improvement in the efficiency of the regenerative feedback loop. 
However, there has been as yet no theoretical explanation for holding voltages of the 
magnitude measured in this work. As such it is difficult to discuss the holding point in 
terms of the model presented in the previous chapter. Therefore the following discussion 
will concentrate on the effect of the MIS and pn junction areas on the switching point 
only. 
5.5.2 Effects of Area on the Feedback Gain 
Faraone et. al. [31 recognized that the MIS:pn junction area ratio has an effect on 
the switching characteristics through its direct influence on the gain of the regenerative 
feedback loop. They found experimentally that the switching current was insensitive to 
variations in Apn and was controlled by the MIS area, AMIS and oxide thickness [3J • In 
that work it was suggested that three conditions at the switching point are; 
(i) The total device current is due almost excusively to hole conduction; 
(5.4) 
(ii) In view of the high emitter efficiency of the p+ -n junction, hole recombination is 
negligible; 
(5.5) 
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(iii) For any given dox, a critical inversion layer hole density, Pcrit, is required to initiate 
the switching process. Using the same expression for Ipr as used in this thesis (equation 
2.21) this was stated as; 
(5.6) 
The reduction in Vs and Is due to constriction of the pn junction was explained by 
the following argument. Isolation of the pn junction enhances its injection efficiency, 
{, thus 'strengthening the regenerative feedback mechanism'. A higher loop gain in a 
pre-punch through mode MISS will give a lower value of Vs for two-terminal operation. 
In other words, the pn junction current density is increased if its area is reduced and 
the higher the current density, the higher the minority carrier injection efficiency 1 as 
given by; 
IpJ 
/pn = -I P-J-+=-=-I-N-J (5.7) 
Before going on to offer an alternative explanation for the area effects in MISS de-
vices, it is informative to consider other semiconductor devices in which current spread-
ing is a factor, the bipolar junction transistor and the heterostructure laser. The per-
formance of both of these devices is also affected by the relative areas of a minority 
carrier emitter junction and a top contact. To maximise gain, BJTs are always designed 
such that the collector-base junction has a greater area than the emitter base junction. 
When operated in reverse, the gain of a BJT is significantly reduced. 
For instance, in I2L devices the E-B junction of the 'vertical' transistors is inevitably 
larger than their C-B junctions, as shown in figure 5.15. The importance of the relative 
d . . f h . . 1 . h . d 1 t 127- 291 Kl 1291 1menswns o t e JUnctiOns was apparent ear y m t eu eve opmen . aassen 
noted that the common emitter gain, {3 = Ic /In will be proportional to the ratio of the 
effective collector-base and base-emitter junction areas, AcE and A'aE respectively; 
{3 AcE ex ::41"" 
BE 
(5.8) 
He also suggested that, based on the results of earlier modelling of current spreading 
in epitaxial bipolar transistors 1301 , the effective (electrical rather than physical) size of 
the base-emitter junction may be approximated by adding 3 x Wbase to the collector 
dimensions. This is equivalent to stating that the current spreading extends over a 
distance 1.5 x Wbase either side of the top (collector) contact. 
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5.5.3 Current Spreading in the Stripe-Contact Laser 
The la.sing action in a GaAs/ AlxGal-xAs heterostructure la.serl311 is dependent on 
the existence of a large concentration of minority carriers in a thin 'active' layer of 
GaAs. These minority carriers (usually electrons) are injected into the active layer (p-
type) from a forward bia.sed n+p junction in which the n+ emitter layer is formed of 
AlxGal-xAs. 
In a simple 'stripe-contact' heterostructure laser, a.s depicted in figure 5.16(a), the 
lateral dimensions of the device are defined only by the width of the top (ohmic) contact, 
in very much the same way as in a non-isolated MISS device. The consequences of this 
arrangement are twofold; 
(i) The majority carrier drift current in the p-layer spreads laterally a.s illustrated 
in figure 5.16(b ). 
(ii) Minority carriers which have been injected into the active layer diffuse laterally 
due to the existence of a concentration gradient. 
The implication of the first factor is that the current flows through an area of the 
n+ -p junction that is larger than the stripe contact itself. Yonezu et. al. [321 first consid-
ered this problem and derived an approximate expression for the current distribution. 
Assuming a uniform current density, lc, directly underneath the stripe contact, then 
for a contact stripe of width S centred at y = 0, figure 5.16, the current density some 
distance IYI 2: S /2 from the geometrical stripe edge is given [321 as; 
where 
Io 
Jc = l
0
.L 
(5.9) 
(5.10) 
Here, L is the stripe length, Io is the total spreading current on either side of the stripe 
region and l 0 is the characteristic spreading length given by; 
l _ 2.n.Vr.L o-
Ps.lo 
(5.11) 
where, n is the non-ideality factor of the n + -p junction and Ps is the sheet resistivity of 
the p-type layers above the active region. 
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Tsang[331 suggested that the spreading may alternatively be described approximately 
by an exponential decay type of relationship; 
The total majority current flow is then, neglecting recombination in the p-type; 
00 
Iror = Ic + 2.Io = S.L.Jc + 2L. J J(y).dy 
S/2 
5.5.4 Current Spreading in Epitaxial MISS Devices 
(5.12) 
(5.13) 
Following on from the discussion of area effects in the BJT and the stripe contact 
laser, it might be expected that two of these effects in particular will be important in 
the epitaxial MISS device; 
(i) The loss of minority carrier current due to recombination in the neutral base 
layer surrounding the (MIS) collector depletion region will occur in the MISS as it 
does in the BJT with its emitter and collector terminals reversed. As the base region 
between the MIS and pn depletion regions is effectively neutral, there is no field acting 
on the minority carriers entering this region from the substrate. Hence their paths are 
determined only by diffusion/recombination. As such, if the area of the MIS collector 
depletion region is smaller than the area over which the minority carriers are being 
emitted, there will inevitably be a loss of efficiency. Some fraction of the holes injected 
by the forward biased n-p+ junction will not be collected by the MIS depletion region 
but will recombine in the neutral bulk of the n-type epilayer. As a consequence, the 
collector efficiency of the tunnel oxide IBT (as defined in chapter 4) will be reduced. It 
then follows that the gain of the regenerative feedback loop formed of the IBT and BJT 
will be weakened by the same factor. In addition, the electrons that recombine with the 
holes in the outlying regions of the neutral epilayer have to be supplied by the MIS. As 
a result, the electron flux through the p-n junction is reduced with a consequent loss of 
emitter efficiency and hence a reduction in the gain G~JT 
(ii) The majority current spreading effect that occurs in a stripe contact laser will 
similarly apply to the MISS. The electrons will diverge to some extent as they pass 
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through the neutral base layer between the MIS and pn junction depletion edges. How-
ever, the secondary effect of lateral diffusion of injected minority carriers may usually be 
neglected in the MISS since the residence time of minority carriers in the neutral base of 
the MISS will be short compared to that in the active layer of the laser (in which they 
are deliberately confined). In general, lateral diffusion may be neglected in the MISS 
. as long as the aspect ratio L~ : Wneut is large. (where L~ = (A~n) 1 12 is the effective 
width of the pn junction over which the carriers are injected). 
Since the MISS is a current-controlled device, the forward potential VJ across its 
pn junction at a distance y is determined by the current density J(y) passing through 
the junction. Thus the distribution of the majority current JNJ(Y) in the plane of the 
junction directly influences the distribution of the injected minority current J p J(Y). 
5.5.5 Evaluation of the Current Spreading in MISS Devices. 
At this point, it would be useful to estimate the extent of the current spreading for 
the MISS devices presently under study. A complete model of the spreading using a 
finite-element approach obviously requires considerable computation [261 and is beyond 
the scope of this thesis. Some measure of the extent of the current spreading is, however, 
provided by the notional characteristic length, l0 , as discussed in section 5.5.3. This 
parameter will now be estimated for the MISS devices in this study using equation 
(5.11). 
Taking Tsangs expression for the spreading current, equation (5.12), the total ma-
jority current entering the top contact of an epitaxial MISS may be expressed, from 
(5.13), as ; 
Joo ( (IYI - S/2)) IroT = AMJs.Jc + PMIS· lc. exp - lo .dy (5.14) 
S/2 
where AMIS and PMIS are the area and the perimeter of the MIS respectively. Solving 
(5.14) then; 
(5.15) 
The same result is achieved if Yonezu's expression, (5.9) is used instead. Now, from 
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(5.10)and (5.11), a substitution may be made for Jc in terms of l0 ; 
J _ 2.n.Vr c- 12 Ps· o 
which results in a quadratic in 1/10 ; 
2nVr 2nVr 
Iror = AMJs.-1-2 + PMJs.-1-Ps· o Ps· o 
with the solution; 
l _ 2 AMIS [ 1 + 2 AMJs.Iror _ 1]-l o- · · · 2 ·Ps PMIS PMJS·n.Vr 
(5.16) 
(5.17) 
(5.18) 
Thus the spreading length is proportional to the area to perimeter ratio! This leads 
to a rather surprising result for spreading in an unisolated MISS structure. Taking the 
MIS contact to be a circle of radius L and an 'effective' spreading length lett, the ratio 
of the effective pn and MIS junction areas is given by; [341 
Apn' - 7r.( t + leff )2 
AMIS- ~.L2 (5.19) 
giving; 
A I l l 2 
___!!!!:_ = 1 + 4. ett + 4. ett 
AMIS L L 2 
(5.20) 
A consequence of this expression is that if let 1 is considered to be equal to l0 then, 
substituting from (5.18), the ratio Apn' /AMIS is a constant, independent of the size of 
the contact! This however contradicts the experimental evidence of Duncan et. al. [341 
and Majlis [351 that the size of the MIS contact does affect the switching characteristic 
of an unisolated MISS. Although this might imply the expression used for l0 (5.18) is 
invalid, it is more likely the case that l0 can not be simply treated as the same effective 
spreading length considered in equation (5.19). 
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'1/Js(V) 0 1 2 3 4 5 6 7 8 9 10 10.43 
[4oi-LF 2106 1458 1190 984 810 656 518 390 272 160 54 0 
[20!-L] 2 1053 729 595 492 405 328 259 195 136 80 27 0 
[81-LF 421 292 238 197 162 131 104 78 54 32 11 0 
Table 5.4 
The spreading length l0 (1-Lm) calculated as a function of the MIS surface potential 
for three sizes of contact (see text for parameters used). 
5.5.6 The Spreading Length in 'Punch-Through' Mode Devices 
The discussion of l0 will now be restricted to the near-punch-through mode devices 
which are of particular interest in the present study. 
Before using equation (5.18) to estimate the spreading length, it is noted that in the 
case of a MISS device p8 is the sheet resistivity of the neutral region. As such, it is 
equal to the bulk resistivity of the epilayer, Pepi divided by the thickness of the neutral 
region, Wn; 
Pepi 
Ps=-
Wn 
(5.21) 
In this respect, the spreading phenomenon in a MISS device differs from that in a stripe 
contact laser for which the thickness of the spreading layer is fixed. 
It follows that p8 is a function of the surface potential of the MIS. From ( 4.6) and 
( 4.1); 
Pepi Pepi 
Ps = Wepi- Ws- W . - (~.~'·s)l/2 
ep~ q.Nv 'f/ 
(5.22) 
In particular, when the doping of the MISS epilayer is low, as in the devices presented 
in this chapter, p8 and hence l 0 will be highly bias dependent. 
Estimations of [0 obtained using (5.18) and (5.22) are given in Table 5.4 for a range 
of values of surface potential, '1/Js. In these calculations, Wepi is taken as 3/-Lm (allowing 
for up-diffusion of p+ substrate dopants during high temperature processing(aJ ) and Pn 
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as 6!1.cm. This choice of parameters would appear reasonable as it leads to a value 
of 10.43 for the punch-through voltage which is comparable to the measured values. 
The factor n. VT for a pn junction under forward bias at room temperature takes the 
value 50 m V at low current density (for which the junction current is dominated by 
recombination) and 25 mV at high current density (diffusion controlled). The contact 
dimensions L and S are equal for square geometries and for devices 14, 16 and 17 are 
8J.tm, 20J.tm and 40J.tm respectively, as shown in the Table. 
Clearly, as the switching point of a near punch-through mode MISS is approached, 
the spreading length reduces sharply. In the limit where the MIS depletion region 
reaches right through to the pn depletion region, the spreading actually goes to zero; 
lim W n = 0 ---+ lim lo = 0 
V-+Vs V-+Vs 
(5.23) 
The reduction in [0 will arise not only due to the contraction of the neutral layer, as 
demonstrated in Table 5.4, but also due to the consequent increase in the total device 
current, which has not been taken into account in these calculations. 
In essence then, near the switching point of a near punch-through MISS, the impor-
tance of current spreading is lost since l0 is likely to be small compared with the size of 
the pn junction. It is for this reason that the pn junction area has a negligible effect on 
the switching point of punch-through mode devices, as observed experimentally. 
5.5. 7 The MIS Aspect Ratio and Depletion Layer Spreading 
It is necessary now to account for the effect of the MIS area on the switching point 
in the absence of current spreading. Near to punch-through, it would appear that the 
factor which most influences the ratio of the effective pn and MIS junction areas is the 
lateral extent of the depletion region. To a first order approximation, the depletion 
layer will extend sideways by the same amount as it extends downwards, Ws. Thus, the 
effective area of the pn junction becomes approximately; 
(5.24) 
The importance of the MISS aspect ratio LMis:Wepi becomes apparent. For exam-
ple, if the diameter of a circular MIS contact is the same as the epilayer depth, then 
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near punch-through, the effective pn:MIS area ratio is about 9! Now, in a qualitative 
sense at least, the results of Table 5.3 may be explained. 
The smallest device ( # 14) suffers worst from what might be termed 'depletion layer 
spreading' and hence has the most reduced feedback gain and the highest switching 
voltage. The largest device ( # 1 7) is the least affected because it has the largest aspect 
ratio. 
To conclude then, whereas current spreading may be expected to affect the switching 
properties of a pre-punch-through MISS, the main effect on a punch-through device is 
likely to be depletion layer spreading. A consequence of this is that if the size of 
the MIS contact is decreased to achieve higher packing density and reduced power 
consumption, the depth of the epilayer must be scaled accordingly. The next generation 
of integrated circuits will work to 1 micron or even sub-micron design rules. In practice 
though, control of epilayer depth from growth through subsequent processing to the end 
product is very difficult, as discussed earlier. Certainly, epilayers thinner than a few 
microns would be severely affected by up-diffusion from the substrate and removal by 
oxidation. Thus the implication is clear; there is a basic lower limit to the practical 
size of an epitaxial MISS device. Alternative MISS structures which may overcome this 
geometrical limitation will be discussed in the concluding chapter. 
5.6 Conclusions 
Epitaxial MISS devices with V-groove junction isolation have been successfully fabri-
cated using an '!'-layer of tunnel oxide. It has been shown that under certain conditions 
of the measurement circuit, the switching characteristics of these devices may exhibit an 
apparent third state, intermediate between the ON and OFF curves. However, whereas 
other workers have attributed this feature to a second switching event [241 , it has been 
shown here that it may simply be dismissed as an artefact of the experiment. In par-
ticular, the intermediate curve is a consequence of making a D.C. measurement of a 
skewed time-varying (oscillating) signal. 
Detailed measurements of the switching characteristics of a large number of MISS 
devices have revealed both 'forming' and geometrical effects. Forming is manifested as a 
large increase in the OFF-state current subsequent to the first switching event. This has 
been attributed to extra interface state generation under the conditions of high current 
and oxide field which prevail in the ON-state. The principle effect of geometry in these 
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'near punch-through' mode devices has been found to be an increase in the magnitude 
of the switching point (Vs,ls) and holding point (VHJH) parameters as the size of the 
MIS contact is reduced. Such trends are consistent with a reduction in feedback loop 
efficiency as the effective pn:MIS junction area ratio is increased. 
It has been suggested by some authors[341 that the punch through mode is the 
ideal mode for practical 2-terminal MISS devices since Vs(p- t) is (a) quite insensitive 
to temperature and oxide thickness and (b) determined by the epilayer doping and 
thickness. However, in the light of the results and discussion presented here, such 
reasoning is evidently not valid. Even in a near punch-through MISS, the switching 
characteristic is considerably influenced by geometric effects which become more severe 
as the device is scaled to smaller dimensions. 
The assertion that the punch-through regime in epitaxial MISS devices is inherently 
better controlled than other switching modes is also disputable. Control of doping during 
growth of a low-doped n (or p) epilayer on a highly doped substrate p + (or n +) is in 
practice very difficult. At the high temperatures required for epitaxy, 'autodoping', the 
incorporation into the growing epilayer of evaporated acceptor (or donor) species from 
the substrate, may be considerable. In addition, the abruptness of the p+ -n junction 
cannot possibly be maintained and the epitaxial junction will be graded. Furthermore, 
fabrication of microelectronic devices necessarily involves high temperature processes 
such as oxidation and activation of implants which will further up-diffuse and degrade 
the epitaxial junction. 
However, the fact remains that the other modes of operation of the device are highly 
sensitive to variations in the tunnel oxide thickness and interface properties. Thus, if 
a non-punch through mode is desired, the uniformity and reproducibilty of the semi-
insulator layer must be improved. 
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CHAPTER SIX 
Deposition and Characterisation of Silicon Rich Oxide 
6.1 Introduction 
Semi-insulating polysilicon (SIPOS), otherwise known as oxygen-rich polysilicon 
(ORPS) or silicon-rich oxide (SRO) has received considerable attention in recent years 
due to its potential as a passivation layer for integrated circuits[1J [21 and for high volt-
age devices[3J • The stoichiometry of a silicon-rich oxide layer may be represented by 
the value of x in SiO:z: . When the excess silicon content is low (x ---+ 2), the small but 
significant conductivity of the layer has the effect of smoothing-out high electric field 
concentrations at the silicon surface and of providing a barrier to external fields. 
More recently, the same material has shown great promise as a charge injection layer 
for floating-gate electrically-alterable memory devices (EAR0Ms)[4J (sJ where it replaces 
tunnelling-thickness oxide layers. 
In a highly doped form, SIPOS has also been used as a wide gap semiconductor for 
improved injection efficiency in heterojunction bipolar transistors[6J and has been pro-
posed as a possible insulating emitter layer for a silicon BICFET(7J which was discussed 
in chapter 4. 
6.2 Application of SRO in MISS Devices 
It is expected that SRO will be a highly suitable replacement for the tunnel oxide 
layer in MIS switching devices. This material would appear to offer several advantages; 
(i) In tunnel oxides, a change in thickness of only a few A may cause a large change 
in the tunnel currents, as discussed in chapter 3. This sensitivity leads to variations in 
the I-V characteristics of different devices and may also be expected to give rise to non-
uniform conduction through the I-layer of any particular device. As SRO films should 
provide comparable conductance to tunnel oxide for thicknesses an order of magnitude 
greater, it is hoped that uniformity of conduction will be improved. 
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(ii) One of the limitations on the switching speed of MISS devices is the delay re-
quired for charging of the insulator capacitance, Gins. Although in terms of capacitance, 
the greater thickness of an SRO layer is partly offset by its larger dielectric constant (in 
the range 6 to 8), a five-fold reduction in Gins may be expected. 
(iii) Whereas the electrical properties of a tunnel oxide layer may only be controlled 
through a single parameter, its thickness, the conduction through SRO layers may also 
be adjusted through the composition (x) and structure (by annealing). Thus it should 
be possible to tailor the SRO layer to obtain the required switching properties for a given 
application. This may be of particular importance when the device is to be implemented 
alongside MOS transistors in integrated circuits. In this case, the MISS will have to 
be fabricated within the constraints of the existing MOS technology and the switching 
characteristic will only be adjustable by modification of the insulating layer parameters. 
6.3 The Structure of SiOx 
Although the two terms SRO and SIPOS seem to be used interchangeably in the 
literature, it might be suggested that the former ought to refer to layers which exhibit 
properties typical of an amorphous material and the latter to those which are polycrys-
talline in nature. 
The distinction between amorphous and polycrystalline states is somewhat vague 
and depends whether the structural or electrical properties of the material are being 
considered. 
In general, the structure of a material may be considered amorphous if no order is 
apparent at a range of about 50A and polycrystalline if microcrystallites of this size 
or greater are present. Reflected high energy electron diffraction (RHEED) provides a 
sensitive means for determining the degree of order in the structure. 
In terms of the electrical properties, the SiOxmay be considered amorphous if its con-
ductivity is described by either (a) a model based on extended band tails in the energy 
gap (as for amorphous silicon) [sJ or (b) by the Poole-Frenkel model of field-enhanced 
emission from Coulomb-well type trapping centres[9J • Conduction in a polycrystalline 
material is mainly attributable to the presence of grain boundaries between the mi-
crocrystals where a potential barrier exists[101 • In the case of SiOx , a model which 
considers the small silicon crystals to be surrounded by thin sheets of non-stoichiometic 
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oxide with a large density of interface traps was proposed by Tarng[uJ . In this model, 
the potential barriers at the grain boundaries were treated as symmetrical Schottky 
barriers. 
It is now quite well established that the structure of an SiOx layer is principally 
determined by post-deposition annealing!12J . Although silicon 'clusters' about lOA 
in diameter are observed by TEM in as-deposited films, electron diffraction studies 
indicate that the whole layer is structurally amorphous !12l . After annealing at 1100°C , 
however, diffuse electron diffraction rings indicative of a polycrystalline component in 
the layer are seen !12J and the grain size is found to increase with increasing silicon 
content (decreasing x) in the film. The smallest crystallites observed are about 25A 
which is close to the theoretical minimum for silicon !13J . The critical temperature 
for the growth of silicon crystallites also appears to depend on the Si concentration. 
Although for x < 1, annealing at 850°C seems to suffice, a temperature greater than 
about 1000°C appears to be necessary to obtain crystalline Si clusters for 2 > x > 1 !14J 
. Where these conditions are not met, clusters may still be enlarged by annealing but 
"11 . h [l 2] WI remam amorp ous . 
6.4 Deposition of SRO 
In the present study, a horizontal silica-walled atmospheric pressure chemical vapour 
deposition (APCVD) reactor has been used to deposit SRO films at a temperature of 
650°C. In this system, the substrates, usually quarters of 2 inch silicon wafers, lie on a 
graphite susceptor which is heated to the required temperature by an array of heating 
lamps. The temperature is monitored by an infra-red pyrometer aimed at the susceptor 
through the top wall of the reactor. The reactants used are silane (SiH4) and nitrous 
oxide (N20) with nitrogen as the carrier gas and the film composition is controlled 
through the ratio 1 of the gas flows of these two components; 
(6.1) 
The silane enters the reactor tube at one end where it is mixed with the carrier 
flow but the N20 is admitted into the gas stream much closer to the susceptor in order 
to avoid excessive prereaction in the gas phase. This arrangement initially gave rise to 
poor uniformity of deposition because the N20 was being injected through a series of 
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holes in the side of a stainless steel tube. This had the effect of streaming the N20 flow 
and resulted in a streaked appearance of the deposited layer due to lateral variations in 
thickness and composition. However, a marked improvement in uniformity was achieved 
by using a fine stainless steel gauze in place of the holes in the injector nozzle which 
provided a finer dispersal of the injected N20 into the gas stream. 
Preparation of silicon substrates prior to deposition was by the method described 
for the growth of tunnel oxides in chapter 3. In this process the final treatment of 
the silicon surface was a short free etch in 10% HF in water to remove any nascent 
(atmospheric) oxide and this was done immediately before loading a sample into the 
CVD reactor. After loading, the reactor was flushed for a period of about 20 minutes 
before starting to heat the susceptor. The temperature was allowed to stabilise at the 
set point for a short time before starting the deposition by admitting the reactant gases. 
The growth period was controlled by an automatic timer and was typically in the range 
20 to 120 seconds. However, as was pointed out in chapter 3 for the growth of thin 
oxides, the true deposition time is not defined precisely by this method. In the case of 
SRO deposition, the delays for passing the gases from their respective cylinders to the 
reactor was minimised by operating a 'vent-run' system; the gases were passed to the 
exhaust vent for a period before being switched into the reactor. However, it must be 
noted that because the N20 was injected downstream, it must have arrived at the point 
of deposition in advance of the Sil4. 
6.5 Determination of SRO Thickness and Composition 
The thickness and refractive index of freshly deposited SRO layers have been rou-
tinely measured by ellipsometry. For SRO layers with a mole fraction of Si in the range 
0.42 to 0.45, less than a 10% error arises if absorption is neglected (Is] (i.e. if the imag-
inary part of the refractive index is treated as zero). The viability of ellipsometry for 
measuring SRO layers has been confirmed by comparing measurements made using this 
technique with those obtained using two other methods; 
(a) step height measurement ('Alpha-step') of features defined by plasma etching using 
a (CF4+ 8% 02) plasma and 
(b) reflectance interferometry ('Nanospec'), assuming a refractive index of 3.05 from the 
ellipsometry readings. 
100 
Each instrument gave a reading of 250A ± lOA for the same SRO layer which is of 
the same order as the uniformity across a sample as determined by any one technique. 
Figure 6.1 shows the variation in the measured SRO film thickness with deposition 
time for several values of 1. The main trends are for the deposition rate to increase due 
to either; 
(i) an increase in N20 concentration in the vapour (higher 'Y) or 
(ii) an increase in both reactant flows (with constant 1) 
However, the enhanced rate arising from (i) is always accompanied by a fall in the 
silicon content (an increased nr) of the layer. Even for a constant 1, though a fall in 
. nr with decreasing layer thickness is consistently observed. This may be accounted for 
by the presence of a thin oxide layer both at the SRO-silicon interface and on the top 
SRO surface. The interfacial oxide would arise, in part, from oxidation in the laboratory 
ambient prior to loading the samples. It might further be suggested that this nascent 
oxide grows thicker because the N20 reaches the sample in advance of the SiH4 at 
the start of the deposition process (at which stage the substrate is at a temperature 
of 650° C). However, no experiments have been conducted to clarify this point. The 
presence of a surface oxide is also quite well established. It has been observed that the 
refractive index of SRO may decrease over a period of time, indicating that the material 
is quite unstable and may oxidise slowly in air. 
Having established the correctness of the ellipsometry data, the measured refractive 
index may be further utilised to obtain an estimate of the film composition. If it is 
assumed that the relative permittivity f.SRO is equal to the refractive index squared, 
then the Maxwell-Garnet relation gives; 
f.SRO - f.ox = f. f.Si - f.ox 
f.SRO + 2.f.ox f.Si + 2.f.ox 
where f is the mole fraction of silicon in the layer. This expression reduces to; 
f = 2.4625. (f.SRO- 3.9) 
f.SRO + 7.8 
(6.2) 
(6.3) 
for the silicon/silicon dioxide system. Finally, the 'composition factor', x is given by; 
X= 2- 2.j (6.4) 
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6.6 Annealing of SRO Films 
A large number of deposited films have been annealed in order to investigate how 
this effects the switching properties of MISS devices and to confirm the structural effects 
which are reported to occur[121 • As-deposited samples were routinely scribed in half and 
one of the halves annealed in dry nitrogen in the wet oxidation furnace for 1 hour. Direct 
comparison was therefore possible between annealed and unannealed material. 
Although the structure of unannealled SRO has been confirmed as amorphous. [161 
Electron diffraction (RHEED) studies have confirmed that a degree of crystallinity does 
result from the anneal. [161 However, ellipsometry readings have consistently indicated 
that the main effect of annealling is to reduce nr. This is probably accounted for by 
accelerated oxidation of the SRO surface which may arise due to either (a) the presence 
of residual oxidising species in the wet oxidation tube used or (b) adsorbed moisture on 
the SRO surface which subsequently reacted in the furnace. 
Whatever the cause, oxidation of the SRO is undesirable and most of the layers used 
in the present work have been left unannealed for these reasons. 
It is therefore asssumed at this point that the polycrystalline models will not be 
applicable and the conduction in these layers will best be described by an amorphous 
model. 
6. 7 Electrical Characterisation of SRO MIS Diodes 
Both the current-voltage and capacitance-voltage characteristics obtained from MIS 
diodes with SRO !-layers are remarkably similar to those obtained from tunnel oxide 
devices. 
6.7.1 Current-Voltage Characteristics 
The I-V curve shown in figure 6.2 is typical of the conduction properties exhibited at 
room temperature. In reverse, there is a distinct saturation of the current which is again 
attributable to semiconductor limited minority carrier supply. The saturation current 
may be raised by illuminating the sample in the same manner as for the tunnel oxide 
MIS. The form of the I-V curve under forward bias and in reverse bias prior to saturation 
is not exponential, indicating that the conduction mechanism is different to that in 
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tunnel oxide. However, the two curves are symmetrical in the low current range, as 
shown in figure 6.3 in which the forward and reverse characteristics are superimposed for 
comparison. Such symmetry is indicative of a bulk conduction mechanism in the SRO, 
rather than a contact-limited one. The latter would generally give rise to assymetry due 
to the different work functions of the contacting materials (aluminium and silicon). 
6. 7.2 Capacitance-Voltage Characteristics 
The C-V curves of figure 6.4 were obtained from a MIS diode with a 250A layer 
of SRO with x = 0.68 (estimated from the measured nr = 2.86). Strong frequency 
dispersion is evident over five decades of frequency. Again, this can not be accounted 
for by the series resistance correction and, following the discussion of dispersion in tunnel 
oxide capacitance, it must be concluded that interface states are also of great importance 
in the SRO MIS. This is perhaps not surprising given that SRO is a deposited rather 
than a grown material and must therefore be expected to leave a high density of dangling 
Si- bonds at the interface. 
6.7.3 SRO MISS Devices 
Not surprisingly, epitaxial MISS devices with SRO layers exhibit switching char-
acteristics which are very similar to those of tunnel oxide devices. The area effects 
discussed in the previous chapter are easily reproduced. One important way in which 
SRO devices differ, however, is that they do not suffer from the same forming effect. It 
is probable that the forming process does not occur because very high insulator fields do 
not arise in the SRO. The SRO layers are about ten times the thickness of the tunnel ox-
ides, yet the potential difference they have to support is little different (as evidenced by 
comparable holding voltages). It may be concluded then that SRO is a highly promising 
candidate for fabrication of practical MIS switching devices. 
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CHAPTER SEVEN 
Stable Negative Differential Resistance 
7.1 Introduction; large area MISS devices 
Although this thesis is mainly concerned with the properties of small geometry MIS 
switching devices, it has become clear during the course of this work that a great deal 
more can be learned about the switching mechanism itself by studying devices of larger 
area. 
During the development of the CVD process for SRO, as described in chapter 6, 
there was a need to assess the suitability of new layers for MISS devices in a rou-
tine manner with minimal delay. Processing of small area devices required a minimum 
of two photolithography and etch steps (three for isolated devices) which would have 
introduced considerable lag in obtaining results to feed back into the SRO CVD devel-
opment programme. For this reason, large area MISS devices were fabricated using a 
more straightforward sequence which simply involved evaporation of metal dots onto 
the SRO layers after they were deposited on epitaxial n-p+ silicon substrates. 
Many such large area MISS devices have been fabricated using SRO as the semi-
insulating layer and the great majority of these have exhibited switching characteristics. 
However, poor reproducibility of the SRO layers has inevitably led to a lack of consis-
tency in the electrical characteristics measured. 
In addition, one wafer oflarge area MIS switches with a thermally grown tunnel oxide 
layer has been produced. However, only a few of the devices on this wafer exhibited any 
switching behaviour which is not surprising given the poor integrity of the thin oxide 
layers. Any attempt to produce a device which incorporates a sizeable area of tunnel 
oxide places a severe test on the uniformity of oxide growth, as discussed in chapter 3. 
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7. 2 Measurement of MISS characteristics 
Electrical contacts to large area dot devices have been made using the mechanical 
prober described in chapter 3 but with a gold ball rather than a tungsten needle probe 
because contact is direct to the cathode metallisation. The circuit used initially to 
plot their 1-V characteristics, shown diagrammatically in figure 7.1, is similar to the 
one described in chapter 5 for measuring switching characteristics. The only addition 
is a high input impedance (1012!1) unity gain buffer amplifier, connected as indicated 
to avoid current loading due to the 1MQ input impedance of the x-axis input to the 
plotter. 
The importance of the slope of the load line when measuring S-type (current-
controlled) switching characteristics was discussed in chapter 5. It was demonstrated 
how a steep load line (low RL) will intersect the S-type curve at three points, while 
a shallow load line (high RL) cuts the curve uniquely at a single point whatever the 
applied bias. With no knowledge of the nature of the 1-V characteristic between the 
switching and holding points of a MISS, it was only possible to state that the latter 
condition sets a minimum value for the load resistance given by; 
(7.1) 
where iil is the negative differential resistance (NDR). If a lower value of 
ls<l<lH 
series resistance were used, then on increasing the bias voltage above the switching 
point, the quiescent point would move suddenly to the intercept with the 'on' state 
curve, somewhere above the holding point. In this biasing mode, the MISS is forced 
to display a switching response with the device current appearing as a discontinuous 
function of voltage and there is no possibility of detecting any part of the curve between 
the low and high impedance portions. In the case where a large value of series resistance 
is used, it is possible to bias the device into the NDR section of its characteristic. This 
approach is useful if the switching and holding points are to be determined in a single 
sweep of the voltage source and has been used widely by other workers to measure MISS 
characteristics. Otherwise the holding point is missed on the increasing current sweep 
and the switching point is not observed when the supply voltage is decreased again back 
to zero. The upper limit on RL, RL = oo, corresponds to an ideal current source and 
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Figure 7.1; Biasing circuit used for plotting the switching 
characteristics of large area MISS devices. 
it would seem that such a supply would constitute an ideal instrument for measuring 
current-controlled NDR characteristics. However, as will be discussed presently, such 
an approach has serious consequences for the investigation of the NDR region. 
7.2.1 The First Observation of Stable Negative Differential Resistance 
Following the argument of the previous section, a measurement circuit containing a 
large load resistance of 50kS1 was used to measure the I-V characteristics of a variety 
of large dot MISS devices. When measuring one of the largest examples, of area 2.56 
mm2, a quite unexpected result was observed. As the supply voltage was slowly ramped 
up from zero, the 'off' state curve was traced out smoothly as expected. However, 
on exceeding the switching voltage and passing through the turning point, the curve 
continued to be traced perfectly smoothly throughout the NDR region and into the 'on' 
state. Thus the current was plotted as an absolutely continuous function of voltage. 
The same measurement was repeated for a range of dot size as shown in figure 7.2(a). 
Furthermore, this S-shaped I-V characteristic could be retraced precisely in the reverse 
direction with no hysteresis and the device could be biassed in the steady state at any 
point on the curve. A similar curve has also been obtained from a tunnel oxide MISS 
device of large area and is shown in figure 7.2(b ). Thus it appeared that the stability 
did not relate to a particular material property, but that it was a real effect in the MISS 
as a physical system. 
When first observed, these results were remarkable in several respects: 
(i) All current theories concerning the switching mechanism in MISS devices consider 
it to be an example of a current controlled regenerative feedback system. That is, the 
generally accepted approach is founded on thyristor theory. Clearly, the observation of 
stable negative differential resistance would appear to conflict with such a model. As 
discussed in chapter 4, switching in a regenerative feedback device is expected to occur 
as a single event at the point where the gain of the small-signal current feedback loop 
becomes equal to unity. Beyond the switching point, there should be no prospect of the 
device existing in a steady state condition until its quiescent point moves either on to 
the on-state curve (for which the loop gain returns to a value less than unity) or back 
onto the off-state curve. This principle of inherent instability in MISS devices forms the 
basis of their proposed application in high frequency oscillator circuits. 
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Figure 7 .2(a) ; Stable NDR characteristics obtained from a range of large SRO MISS devices 
(Device areas 0.88 nur2 -2.36 mm2 ). 
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Figure 7.2(b); The first stable NDR characteristic obtained from a tunnel oxide MISS device. 
(Device area 0.17 mm2, oxide growth time 6 minutes). 
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(ii)Even if a continuum of equilibrium states can exist in the N.D.R. region, circuit 
considerations suggest that this stability should not be observable with any real mea-
surement circuit. In principle, any N.D.R. element placed in a circuit containing finite 
amounts of capacitance and inductance must cause that circuit to become unstable[1J if 
the condition of equation (7.1 )is satisfied. 
(iii) At the time of this discovery, the author was unaware of any characteristic 
demonstrating stable current-controlled N.D.R. being previously obtained from any form 
of regenerative switching device. t 
S-shaped 1-V characteristics with smoothly traced N.D.R. regions are normally 
associated with bulk effects in semiconducting materials. According to a classification 
of such devices proposed by Fritzsche[3J the MISS has until now been held to be an 
example of a 'switching device'. The new evidence presented here now requires that the 
MISS be re-categorised as a negative resistance device. 
7.2.2 Stability and Device Dimensions 
The stable curves shown in figure 7.2 were obtained from devices with large MIS 
contact areas. Devices with contacts smaller than a certain minimum area were found, 
when measured in the same circuit, to have NDR curves which were discontinuous over 
at least part of their range, figure 7.3. Instability is characterised by the departure of 
the plotted curve from a smoothly varying S-shaped function and is accompanied, when 
a mechanical pen plotter is used, by audible rapid vibration of the plotter pen. The 
extent of the unstable region is greater the smaller the device area and in all cases is 
located mid way along the NDR curve. The drawn curve is not, in general, smooth in 
the unstable state al,though it may appear so if there is sufficient inertia in the plotting 
device to damp out the oscillations and record time-averaged values of current and 
voltage. In such a case, the unstable region may take on the appearance of a third 
stable state intermediate between the 'on' and 'off' conditions, as was pointed out in 
chapter 5. There it was suggested that reported observations of a third state [4J and 
t Since then, the author has found a solitary report of stable NDR in a thyristor. Wei {l\ reports 
in a. letter that 'negative resistance in quiescence' could be observed in a thyristor using a load of 
500kn. Indeed, the 1-V characteristics he shows are of a very similar form to those presented here. 
However, he fails to explain how stability can be reconciled with either of the conditions (i) or (ii). 
Surprisingly, Wei's letter seems to have excited little interest and no subsequent comments on 
this effect appear to have been made. 
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Figure 7.3; The switching characteristics of three SRO MISS devices on the same wafer 
but with a range of sizes. The smallest device displays an unstable NDR region. 
the accompanying attempts to explain the phenomenon theoretically[sJ are probably 
misguided and an unnecessary distraction from a proper understanding of the NDR 
effect. The question of why the size of a MISS device should influence the stability of 
its NDR characteristic will be addressed later in this chapter. 
7.2.3 Detection of Oscillations using an Oscilloscope. 
The conflict between the observable results of figure 7.2 and established theory 
will be considered presently. However, given the strength of the theoretical arguments 
against the existence of stable NDR in MISS devices, it was first important to test the 
stability of the NDR region more rigorously. To this end, an oscilloscope was included 
in the measurement circuit to monitor current fluctuations in the NDR region. This 
refinement required an additional current sensing resistor, Rs, in series with RL to pro-
vide a voltage signal, as depicted in figure 7.4. Here the oscilloscope is not connected 
directly in parallel with the MISS, as would be the obvious arrangement for measur-
ing voltage oscillations, because the parallel configuration was found to increase the 
possibility of the NDR region becoming unstable. In some cases, introduction of the 
oscilloscope in parallel could initiate oscillations in a device which had previously given 
a stable response. 
Firstly, measuring a small area device which exhibited a discontinuous I-V charac-
teristic, current oscillations were easily detected in the unstable portion of the curve, 
figure 7.3. These oscillations were consistently found to be highly asymmetric (skewed), 
as indicated in the diagram, with frequency and amplitude dependent on the biassing 
current. The nature of this dependence will be investigated later in this chapter. 
Turning to a large area MISS whose current was a smooth and continuous function 
of voltage, it could in the same manner be shown that no oscillations were detectable, 
even on the most sensitive scale of the CRO, at any point on the NDR curve. 
7.2.4 Use of a Constant Current Source 
On first discovering that the NDR region was observable in some devices if a load 
resistor of sufficient magnitude were used, the assumption was made that a constant 
current source would provide an ideal biasing arrangement. The near infinite output 
impedance of such a supply provides a load line which lies essentially parallel to the V-
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Figure 7 .4; Connection of an oscilloscope for the purpose 
of detecting oscillations in the NDR region. 
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Figure 7 .5; Implementation of a programmable current source 
for the measurement of switching characteristics. 
axis of the 1-V plot. To this end a Keithley 220 programmable current source with IEEE 
bus was purchased and implemented in the circuit of figure 7.5. Surprisingly, the use 
of this circuit only served to decrease the stability of the NDR, just as the oscilloscope 
had done. Some devices which had proved to have stable characteristics when using 
the resistive load now exhibited oscillations. As both the constant current source and 
the oscilloscope had a similar effect, it had to be assumed that an electrical property 
common to both, namely their internal capacitances, was responsible for forcing the 
device into an oscillating state. 
7.2.5 The Effect of Capacitive Loading on NDR Stability 
Having surmised that it was the reactive loading presented by the current source 
and the oscilloscope that was responsible for the reduced stability of the NDR region, 
it was easily shown experimentally that a parallel capacitance greater than a certain 
critical value did indeed initiate oscillations in a normally stable device. 
Figure 7.6 shows the 1-V characteristics obtained from a device which was nominally 
stable when measured using the circuit of figure 7.7. In this arrangement, care has been 
taken to minimise the stray reactance in parallel with the MISS. The x-scale (V-axis) of 
the pen plotter is driven by the analogue output from a Keithley 617 electrometer,the 
input capacitance of which is effectively de-coupled from the MISS by the use of the 
two IMn resistors. Given that the input impedance of the electrometer is of the order 
of 1012n, these resistors have negligible effect on the measurement of the potential 
difference across the device. The load resistance, RL, is composed of three elements with 
the intention of de-coupling the capacitances of the voltage source and oscilloscope. 
It can be seen from the results of figure 7.6 that although the NDR remained stable 
when a parallel capacitance of 94pF was introduced, increasing the capacitance progres-
sively to 220, 470 and 910pF had the effect of initiating an oscillatory response over a 
progressively larger portion of the NDR curve. Thus it became apparent that a MISS 
device can exhibit partial stability, where oscillations only occur over a fraction of the 
NDR region, as was observed for the smaller devices in figure 7.3. It can now be con-
cluded that the extent of the stable zone depends on the magnitude of the capacitive 
load as well as the size of the device being measured. Also the the NDR is most stable 
near the turning points of the 1-v curve, where the slope a1 1 av is greatest. 
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Figure 7 .6; The stable NDR characteristic of a MISS device of area 1.24mm 2 
indicating the points of onset of instability arising from the addition 
of a range of values of parallel capacitance, Cp 
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Figure 7.7; The circuit used to minimise the stray reactive load on the MISS device. 
7.3 Circuit Stability and the Concept ofNegative Differential Capacitance. 
One of the principle theoretical questions arising from the observation of stable NDR 
can now be addressed. In essence, this question can be stated: 
How can an element which exhibits current-controlled NDR be placed in a real circuit 
containing finite amounts of capacitance and inductance without that circuit displaying 
an unstable response ? 
Hines 111 has considered the importance of the load line on the stability of a circuit 
containing a voltage controlled ('N-type') NDR element. He showed that if such a device 
is biassed to some point on its NDR curve, then the circuit containing that device will 
only be stable if the total series load resistance is within a range given by; 
where INDRiis defined as; 
L 
R c < RL < INDRI 
d· d 
NDR= 8V1 
8/ ls<l<lH 
(7.2) 
Thus the NDR region of a device with an 'N-type' I-V characteristic can be traced 
out if a low value of RL is used and the same should be true for an 'S-type' curve. 
However, the condition for the load line stated in equation (7.1) precludes the use of 
such a low value when tracing an S-type characteristic. The two requirements are 
mutually exclusive. 
Nevertheless, it has been shown here that an S-type characteristic can be traced in 
direct contravention of Hines' analysis. A highly innovative approach to this dilemma 
has been proposed by Morant 161 with a solution which invokes the concept of negative 
differential capacitance (NDC). This concept is not entirely new with regard to the MISS 
device. Millan et. al. 171 effectively derived this result from an analysis of the switching 
effect based on a charge control model, They predicted that the differential, or small-
signal, capacitance given by aQ 1 av goes instantaneously to infinity and changes sign 
at the switching and holding points. Between these points, (Vs,ls) and (VH,IH), it 
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assumes a finite negative value; 
8Ql < 0 
8V Vn<V<Vs 
(7.3) 
These results are easily explained. In evaluating 8Q / 8V at any bias point, the total 
charge Q s in the semiconductor is mirrored by the charge on the metal cathode, Q M, 
which is given by Gauss' law; 
(7.4) 
where the terms are as defined in chapter 2. 
Now, taking the case of a tunnel oxide device, it can be shown from the electron 
and hole tunnelling current equations that the potential dropped across the insulating 
layer, Vox must increase monotonically with increasing total device current lTOTi 
lTOT = lNT + lpT (7.5) 
where from (2.23); 
(7.6) 
and, from equations (2.29), (B6) and (2.8) respectively; 
lpT ex p(O) £sex [p(O)] 1/2 and £s <X Vox giving 
(7.7) 
Thus as the current drive is increased, the stored charge on the cathode plate must 
also increase even in the NDR region where the voltage is decreasing. It follows that at 
both turning points, !:l.Q is positive with !:l. V equal to zero and that in the NDR !:l.Q 
remains positive while !:l. V is negative, as stated in equation (7.3). 
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Now it must be shown that a negative-valued differential capacitance can provide a 
stable response in a circuit composing a NDR element. A full treatment of this problem 
is given by Majlis [sJ in terms of the Laplace transforms of the system and a summary 
of the analysis is given in Appendix A of this thesis. The response of a generalised 
circuit with lumped L,C,R elements to a small perturbation, bVs, of the supply voltage 
is shown to be; 
h(t) = b~~t) = 1./P [exp- (a+ .jp) .t- exp- (a- J"P.) .t] (7.8) 
UYS L.C. (3 2 2 
where V(t) is the voltage across the MISS device and; 
L+R.RL.C 
a= 2.L.C.R and 
(3 = (L + R.RL.C) 2 
L.C.R 
4.(R+ RL) 
L.C.R (7.9) 
As shown in Appendix A, in any case where the resistance is negative (R = -IRI) 
and the capacitance is positive, this response will only decay with time (and thus become 
stable) if a is positive and (3 is negative. Under these conditions, the impulse response 
becomes; 
h(t) = 2 Jj3.exp(-at).sin(J13.t) L.C. (3 2 (7.10) 
and therefore constitutes a decaying sinusoidal oscillation. 
The circuit conditions required for positive a and negative (3 are shown to be; 
(7.11) 
which are identical to the stability criteria of Hines, equation (7.2). These requirements 
are inconsistent with the condition for the load line when measuring current-controlled, 
S-type NDR (7.1) and therefore do not allow the possibility of observing stable NDR in 
such devices in the presence of net positive capacitance. 
However, in any case where both the differential resistance and capacitance are 
negative (R = -IRI and C = -ICI), both of the exponents (a+ ./P/2) and (a- Jf3/2) 
in (7.8) will be positive for all values of RL greater than IRI, leading to a decaying impulse 
response. Thus if the net parallel capacitance is negative, the load line condition (7.1) 
may be met and stability in the NDR region maintained. 
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7.3.1 Measurement of Negative Differential Capacitance 
It has been proposed that the essential condition for circuit stability of S-type NDR 
is that the net capacitance in parallel with the NDR element be negative valued. In 
such a case, the response of the network to a small perturbation (e.g. a delta function) 
will be a rapidly decaying signal. The point at which this stability condition breaks 
down is therefore where the total positive capacitance existing in parallel with the 
MISS exceeds the value of the NDC. Thus, referring back to figure 7.6, it can be seen 
that the introduction of increasingly large capacitors in parallel with the MISS, causes 
the stability condition to be violated over increasingly large sections of the NDR curve. 
This observation led Morant £6l to propose an elegant method for the measurement of 
NDC. 
In the absence of stray capacitance, the NDC at any stable point on the NDR curve of 
a MISS characteristic is equal in magnitude to the minimum parallel positive capacitance 
required to initiate oscillations at that point. 
Figure 7.8 represents the first measurement ofNDC thus performed on a MISS device 
with a tunnel-oxide layer. The NDC of this particular device (dot area 0.17mm2) has 
quite a large value at all points, which explains its relatively high stability. Immediately 
it can be seen that the magnitude of the NDC bears some relation to the slope of the I-V 
curve. Such a dependence has been observed repeatedly by Majlis [sJ who explores this 
' 
measurement technique in some detail in his thesis. This type of relationship between 
IN DCI and (hi/ hV) can be predicted, at least qualitatively, for a tunnel oxide MISS 
from the tunnelling equations. 
The NDC can be given by the expression; 
NDC = 8QM =Gins· 8Vins 
8VTOT 8VTOT 
(7.12) 
For a tunnel oxide layer in a case where electron tunnelling is significant, this rela-
tionship will in general be non-linear since, substituting for Vox from (7.6); 
VT 8INT 
N DC ex Cins·-1 . BV NT TOT 
(7.13) 
Thus, it is expected that the small signal negative capacitance should be some 
function of the slope of the I-V curve. Results in chapters 3 and 5 for the tunnel oxide 
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Figure 7 .8; The first measurements of Negative Differential Capacitance 
obtained from a tunnel oxide MISS device using the method 
described in the text 
MIS and MISS respectively indicated that the electron tunnel current is dominant for 
the Al-Si02 -Si(n) structure. Thus, the NDR.NDC product would not be expected to 
remain constant in this system, as found by Majlis [sJ • 
It has thus been shown quite convincingly that the in-circuit stability of the NDR 
of MISS devices can be accounted for on the basis of negative differential capacitance. 
It remains to be shown, however how this stability can be reconciled with the concept 
of current-controlled regenerative feedback. Some insight into this problem has been 
gained through experimental studies of the nature of the unstable response of MISS 
devices. 
7.4 The Unstable State 
It has already been shown that instability can be produced in an otherwise stable 
I-V response if a capacitance greater than the NDC is connected in parallel with the 
MISS. This provides a means for investigating the unstable state in a controlled manner. 
7.4.1 Frequency of Oscillation 
Initial results obtained using this approach from a small dot SRO MISS device of 
area 0.16 mm2 are shown in figure 7.9. Here the oscillation frequency is plotted as a 
function of device voltage for three values of parallel capacitance Cp and the steady state 
I-V characteristic of the MISS is superimposed. Clearly larger drive currents increase 
the frequency, and larger capacitances cause a reduction in frequency, as is expected 
when an RC time constant is involved. An additional feature of these curves is that the 
extent of the unstable region increases with the magnitude of the parallel capacitance 
in agreement with theN DC stability theory. 
Assuming an RC time constant is important, such that f ex (RL.CP )-1 , then the 
frequency dependence should be removed by taking the product f.Cp. This product is 
plotted in figure 7.10 as a function of steady state current, which is more representative 
of the frequency variation. The fact that the three curves fall reasonably well on the 
same straight line confirms the inverse proportionality between f and Cp which will be 
discussed in the following section. 
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7 .4.2 Oscillations in Small Area Devices 
In order to measure the amplitude as well as the frequency of oscillations in the 
unstable state, the biasing circuit of figure 7.4 was extended to include an oscilloscope 
and frequency meter, as detailed in figure 7 .11. An electrometer was used in place of the 
buffer amplifier because it has a triaxial input and thus can be operated with both of its 
input terminals floating with respect to ground. This is important in the present case 
where the CRO determines the grounded node of the whole circuit and earth loops are 
to be avoided. As mentioned earlier, connection of the CRO directly in parallel with the 
MISS is undesirable as it would introduce a sizeable capacitive load. Load resistor RL 
is composed of three elements which serve to isolate the MISS from the CRO, frequency 
meter and voltage sweep generator. The CRO detects current oscillations in the form 
of a voltage signal produced across the 10k!1 resistor which is also registered in time-
averaged form on the 'y-'(current) axis of the plotter. 
Subsequent measurements using this circuit have been obtained from MISS devices 
on a chip which was mounted and ultrasonically gold ball bonded in an 8-pin integrated 
circuit package. This allowed the measurement circuit to be constructed in a more 
compact form on a circuit board and thus avoid use of the mechanical probe contact 
system. By this means it was hoped to reduce stray capacitance which would be more 
important at higher frequencies. In this case, the devices studied had to be of the oxide-
isolated type because these have associated bond pads, as described in chapter 5. It was 
not thought wise to attempt ultrasonic gold ball bonds directly onto the thin cathode 
metal of a dot type device. 
Figure 7.12shows the I-V characteristic of a MISS of square geometry with sides of 
20J.Lm and thus an area 0.0025 times the area of the previously studied dot device. It is 
evident that this device is unstable even before any parallel capacitance is introduced 
despite the effort made to minimise parasitic capacitances. Such oscillatory behaviour 
has been misconstrued by other workers as representing an intrinsic physical instability 
in the functioning of MISS devices. The results shown here suggest that instability 
is not an inherent property of the MISS; it is only brought about by the presence of 
capacitance external to the device. In the case of small area devices, it would appear 
that very small but non-negligible stray capacitances are sufficient to cause oscillation. 
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caused by adding large values of parallel capacitance as indicated. 
7.4.3 Very Low Frequency Oscillations 
An interesting result has been obtained from the above mounted device by con-
necting relatively large value capacitors in parallel and thus increasing the period of 
oscillation in the unstable NDR region to the range of seconds. This has enabled the 
pen plotter to follow the time-varying MISS current and voltage and has made it pos-
sible to plot their locus throughout a cycle of oscillation. Such locii are shown in figure 
7.13, as plotted, for a range of capacitance values and quiescent biassing points. 
Immediately, it is clear that the locii lie on the respective load lines with their slopes 
corresponding to the total series resistance in the current loop, 210kf2. The straight 
lines were drawn slowly in the sense of increasing voltage as far as the switching point, 
whereupon the pen returned rapidly, describing a curve, to a point where the voltage 
was near but not always equal to the steady state holding voltage. The slow traverse 
along the load line was understood to correspond to the charging of the external ca-
pacitor, a conclusion supported by the proportionality between the cycle periods and 
the capacitances. Although the locii appear to depart from the load lines in the subse-
quent discharge phase, this effect is more likely due to the inability of the pen plotter 
to respond to rapid changes. 
This observation of the locus of the unstable state conflicts with the assumption 
made by several authors that oscillations occur along the steady state NDR curve of the 
MISS. On reflection, it is clear that such a suggestion contravenes Kirchoffs current law. 
In order to interpret this result it is first noted that the total current through the loop, 
lTOT as measured on the y-axis, is composed of two parts; the conductance current 
through the MISS, ]MISS and the displacement current through the external capacitor, 
Ic (the capacitance of the MISS is considered negligible for present purposes): 
IToT =1M Iss+ Ic (7.14) 
It can now be shown that nearly all of the current is displacement current. If, given 
the large value of load resistance, a constant current approximation is made, and this 
constant current, Iconst is assumed for the time being to provide only Ic then; 
(7.15) 
and, if it is assumed that the discharge time is negligible, such that the time required 
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T(sec) Calculated Ic(JLA) Measured I (JLA) 
2.14 397 425 
2.61 326 345 
3.35 253 269 
4.80 177 185 
Table 7.1 
The calculated charging currents and measured total currents 
through the experimental circuit (figure 7.11) for the four 
periods of oscillation with Cp = 100JLF. 
to raise the potential difference across the capacitor from VH to Vs constitutes the total 
oscillation period, T, then; 
T Vs 
Ic. J dt = C. J dV (7.16) 
0 VH 
giving 
(7.17) 
In order to test this equation, the charging current, Ic has been calculated using 
the set of measured values of T obtained for the 100JLF capacitor in figure 7.13. It is 
found that the charging currents calculated using this equation are only slightly lower 
than the measured total currents, as shown in Table 7.1 
Thus, in the unstable mode, almost all the measured current is accounted for by the 
displacement current through the external capacitor during the charging cycle. It must 
then be concluded that the MISS is in its low current 'off' state during the charging 
period since there is insufficient remaining current for it to be sustained in its NDR 
region. As such, the electrical behaviour of the MISS would appear to vary during each 
cycle. Although it might be expected to follow its NDR curve during the discharge phase, 
during which it also has the property of NDC, the device response departs from its stable 
NDR characteristic and again assumes positive values of resistance and capacitance 
during the charging period. 
On the basis of this newly established result, it is possible to interpret the results of 
figure 7.10. From (7.17), and again neglecting the current through the MISS such that 
118 
!ToT= Iconst = Ic; 
f.C = fconst 
(Vs- VH) (7.18) 
This expression is also plotted in figure 7.10 where (Vs - VH) is given the steady 
state value of 4.8 volts. It can be seen that (7.18) does in fact correspond quite closely 
with the measured results, particularly towards the low frequency limit. The small 
departure of the measured curves from this simple relation, which is greater the higher 
the frequency, is due to the various approximations made; 
(i) The current taken by the MISS during the charging cycle, although small, will 
generally serve to increase the charging delay and thus reduce the slope of the curves. 
(ii) The finite times taken for the MISS to switch and for the capacitor to discharge 
must increase the total oscillation period and will become more significant at higher 
frequencies. 
(iii) As the MISS is in its 'off' state during the charging cycle, it contributes an additional 
capacitance, further increasing the period. 
(iv) As the biasing circuit does not provide a true constant current source, the charg-
ing cycle will be exponential rather than linear (i.e. for RL =f oo, V(t) = Vmax-[1-
exp( -tf RL.CP )]). 
(v) The measured quiescent current (taken from the steady state MISS characteristic) 
does not, in general, correspond to the average current during the charging cycle. 
An important consequence of this proposed behaviour in the oscillating state is that 
the property of NDC is lost during the greater part of each cycle. It is therefore not 
correct to analyse the frequency response of the MISS when it is oscillating by treating it 
as an NDC element in the generalised circuit of figure Al. Indeed, the Laplace analysis 
of Appendix A would not seem appropriate for modelling the oscillatory behaviour 
since it assumes that both the dynamic resistance and capacitance of the device remain 
constant. 
In addition, it is now expected that when using the NDC measurement procedure 
outlined in section 7.3.1, the minimum parallel capacitance required to initiate an un-
stable response in a MISS biased to a stable point on its NDR curve will differ from the 
capacitance necessary to re-establish the stable state, as was found experimentally by 
M .1. [8] aJ IS . 
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7.4.4 The Amplitude of Oscillation 
Now that greater insight has been gained into the behaviour of MISS devices in the 
unstable state, further useful results may be achieved by simultaneously measuring the 
amplitude of current oscillations detected by the oscilloscope. 
Results have been obtained from a second oxide-isolated device on the same mounted 
and bonded chip which has dimensions 30J.Lm x 180J.Lm. The steady-state characteris-
tic of this device, measured using the same circuit, figure 7.11, but with a total load 
resistance of 76.33kn, is shown in figure 7.14. Again, the discontinuity in the I-V plot 
clearly indicates that the behaviour is unstable over a large part of the NDR curve, as 
indicated in the figure. 
Now, for the purposes of measuring the peak-to-peak voltage swing in the oscillating 
region, it is noted that at any point in the NDR region the oscilloscope detects a voltage, 
V(t) which is composed of a time-varying component v(t) and a constant V. These are 
respectively given by Rs.i(t), where i(t) is the time-varying current through the circuit 
and Rs.I, where I is the quiescent current. 
Given that oscillations occur along the load line, the full voltage swing across the 
MISS, Vo is then; 
Vr R . RL 0 = L·'lo = -.Vo Rs 
(7.19) 
where i 0 is the amplitude of the total current oscillation and v0 the amplitude of the 
oscillating voltage across Rs which is detected on the oscilloscope. 
The unstable behaviour of this device has been examined under two sets of con-
ditions. In the first, oscillations have been measured as a function of the quiescent 
current through the circuit with no positive capacitance connected in parallel with the 
MISS, and the results are shown in figure 7.15. These oscillations, of high frequency, 
are assumed to result from the presence of small stray capacitances in the measurement 
circuit. The frequency is seen to increase with current up to 5MHz in a highly non-linear 
fashion. This rise is accompanied by a concomitant fall in the amplitude of oscillation, 
which is at all points considerably lower than IVs- VnJ. The frequency at which the 
amplitude falls to zero can be defined as the 'cut-off' frequency, fc above which a device 
ceases to oscillate, or at least above which oscillations become undetectably small. 
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Figure 7.15; Frequency and amplitude of oscillation as functions of quiescent current. 
In the second case, figure 7.16, oscillations have been measured as a function of 
additional capacitance introduced in parallel with the MISS for a constant, arbitrary 
value of quiescent current. These results effectively extend the range of measurements 
to lower frequencies by increasing the time constant with capacitive loading. Propor-
tionality between the period and the external capacitance, as observed for the large dot 
devices, is confirmed over at least six decades of change. The corresponding variation 
in amplitude from a maximum near IVs- Vnl to zero is nonlinear and appears to be 
described by two characteristic decay factors. 
The results of figures 7.15 and 7.16 are combined in figure 7.17 where amplitude 
is plotted as a function of frequency and the dependences on capacitance and current 
are thus removed. This plot highlights the important point that the size of the voltage 
transition is primarily dependent on the delay between each transition. 
A reduction in switching voltage for increasing frequency of operation of MISS de-
vices has been reported by several authors[9 ' 101 and investigated at some length. It has 
been shown [91 that switching under dynamic conditions, even at relatively low frequen-
cies, occurs at a voltage lower than the steady-state value, Vs( ss ), due to the presence 
of residual minority charge at the semiconductor-insulator interface. This is known to 
allow the switching condition to be satisfied with a lower total voltage drop across the 
MISS. In effect, the steady-state 'off' condition, corresponding to a low density of mi-
nority charge at the I-S interface, is not fully established during the turn-off (discharge) 
phase before the turn-on (charge) cycle recommences. For the present oscillating case, 
it may be said that the charge state at the I-S interface is unable to respond fully at 
the frequency determined by the external circuit. 
Adan and Zolomy[9J considered the stored charge to be composed of two parts; 
the inversion layer and diffusion charge and neglected minority carrier injection when 
deriving an approximate formula for the case of a punch-through mode device; 
tr (d · ) 1 q.Nn ETns·EZh 
vs ynamzc = -.-- 2 2 Es { q.Nn + q.K.exp( tot)} (7.20) 
Here, to is the lifetime, Eth represents the field strength in the insulator at the 
switching point, K is the starting value for the minority carrier charge density which is 
assumed to decay exponentially and the other symbols have their usual meanings. 
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Figure 7.16; (a) Period and (b) amplitude of oscillation as functions of the 
capacitance connected in parallel with the MISS. 
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Phan et al. [laJ developed this model to include the injected minority carrier current 
and derived an expression; 
. Vs(ss) 
Vs( dynamzc) = t 2 {1 + Iinj·a.exp( -t;)} (7.21) 
Clearly for such an effect to account for a fall in amplitude at frequencies as low 
as 1Hz, some of the interface charge must have a characteristic lifetime of the order of 
one second. It must be assumed that such charge resides in deep surface state traps at 
or very close to the I-S interface. It has been shown in the characterisation of tunnel 
oxide and SRO MIS diodes in chapters 3 and 6 respectively that a high interface state 
density does indeed exist in both the MIS systems under study here. Free inversion 
charge contained in the semiconductor bulk will have a considerably shorter lifetime, 
of the order of lJ.LS and cannot therefore be expected to influence the fall in amplitude 
seen at low frequency. 
The small plateau in the frequency range 2kHz to 200kHz, figure 7.17, may possibly 
arise because the surface state charge fails to respond in this range and ceases to be 
effective in further reducing Vs. If this is the case, a quasi-equilibrium density of interface 
state charge has been established. 
The second fall in amplitude above 200kHz must therefore be due to another time-
dependent mechanism in the MISS system with a characteristic lifetime of the order 
of lJ.LS. As already mentioned, such a time is typical of semiconductor inversion layer 
decay in MIS systems and corresponds to the values of t 0 determined experimentally by 
Zolomy and Phan et al (0.5 J.LS and 0.45 J.LS respectively). The depletion regions of both 
the reverse biased MIS and forward biased pn junctions can be expected to react on a 
much faster time scale than this as a change in potential across a space-charge region 
requires only the movement of majority carriers in bulk semiconductor. 
Having established that the effective switching voltage is reduced when the device 
is operating in a dynamic mode, it is now proposed that for the present case where the 
voltage is oscillating under the influence of an external capacitance, it is not only Vs 
that is affected. There is reason to expect that the lower limit to the voltage excursions 
will in fact exceed the steady-state holding voltage, VH( ss ). Considering that in the 
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unstable mode the quiescent current is insufficient to maintain the device in its 'on'-
state, the only drive current available to send the operating point towards the holding 
point is that provided by the discharging capacitor. Referring to figure 7.13 then, the 
fall in voltage during the discharge phase is limited by the amount of charge stored 
on the parallel capacitor. That charge is determined by the magnitude both of the 
capacitance and of the voltage existing across its terminals at the switching point where 
the latter corresponds to Vs( dynamic) at any given frequency of oscillation. Thus it 
may be postulated that as the frequency increases, the voltage swing, Vo, about the 
steady state quiescent point will decrease due to 
(i) the falling magnitude of Vs(dynamic) and 
(ii) the consequentially increasing magnitude of VH(dynamic). 
It is therefore proposed that the second and final fall in amplitude of oscillation 
results from the inability of minority charge in the inversion layer to respond to the 
rapidly changing potential across the MISS. In the limit, at f == Jc, no change in 
the inversion charge density, p(O) is possible with time and a 'quasi-equilibrium' value 
is established. No variation in p(O) must imply, following the analysis of chapter 4, no 
change in either the partition of potential across the device structure or in the component 
currents. As such, a quasi-equilibrium state is established in the device corresponding 
to the true steady state described by the current continuity equations and the charge 
neutrality equation. 
7.5 Stable NDR and the Regenerative Feedback Mechanism 
The theory of current-controlled regenerative feedback ( CCRF) provides a powerful 
and persuasive means for analysing the switching behaviour of thyristors (SCRs), tri-
angular barrier switches and MISS devices. The basic features of CCRF ,as applied to 
the MISS device have been discussed in chapter 4 where it was shown that the response 
of the total current, !ToT to an incremental change in generation current D.Ic in the 
depletion layer is given by; 
AJ (1 + G~BT ).(1 + G~lUT) D.l 
L..l. TOT == G' G' . G 1- IBT· BJT 
(7.22) 
where G~BT' the small-signal common-emitter current gain of the MIS, which was con-
sidered as an Inversion Base Transistor (IBT) and GBJT' the equivalent gain of the 
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epitaxial pnp bipolar junction transistor were respectively given as; 
G' - 8INT 
IBT- 8Jpr and 
G' - 8IpJs 
BJT- 8JNJ (7.23) 
However, it is now suggested that this analysis is flawed in one important respect. 
Although this approach perports to be dynamic in that it considers small incremental 
changes in the component currents, it in fact neglects all real time dependences. In 
essence, such a simple description assumes that all changes in charge distribution occur 
much more rapidly than the rate at which the change in bias is being imposed. 
Results reported in this chapter clearly show that time dependence cannot be ne-
glected for the MISS system. In particular, the response of these devices at frequencies 
greater than about 105 Hz is probably limited by the inversion layer relaxation time. 
Thus it is concluded that although CCRF does provide a useful description of the switch-
ing process, it is restricted in its range of application. When the frequency of operation 
of a MISS exceeds fc, change is suppressed by the inertia of the system and the loop 
gain is reduced to a value less than unity. 
7.6 The Condition for Stable NDR 
The existence of a cut-off frequency for current oscillations constitutes a stability 
condition which is based on rate-limiting physical processes internal to the MISS device. 
This condition is additional to that established for in-circuit stability which was based 
on the concept of NDC. It is interesting to consider which of these two quite independent 
criteria supercedes the other. 
Considering a MISS device in an oscillating state, the NDC condition, C = -JCJ, 
probably does not apply during the greater part of each cycle (since the device is not 
biased on its NDR curve while the parallel capacitance is charging) and the MISS itself 
will present a small additional positive capacitance. However, the NDC effect will still 
arise during each cycle for the short time taken for the device to switch on. Now, as the 
amount of parallel positive capacitance is reduced; 
(a) the frequency of oscillation will increase; 
----t 00 (7.24) 
124 
and (b) the total capacitance during the switching phase will tend towards the 'net 
negative capacitance' condition; 
Cp -JNDCJ ~ 0 (7.25) 
As such, the cut-off frequency may be exceeded before the net capacitance becomes 
negative, a situation which is represented in figure 7.18 where the two zones of stability 
are indicated. An unstable device may thus attain internal stability and cease oscillating 
without necessarily satisfying the 'in-circuit' stability condition arising from negative 
capacitance. 
What is more, the observation of stability in a thyristor reported by Wei !21 may also 
now be explained. The same frequency cut-off effect that occurs in the MISS would be 
expected to apply to the thyristor and indeed to all other forms of regenerative switching 
device, such as the bulk barrier switch. [uJ Thus it is proposed that all regenerative 
feedback devices should exhibit stable NDR under the correct circuit conditions without 
the requirement of negative differential capacitance. 
On reflection, that class of devices which exhibit NDR as a result of a physical 
h · ·al h s· [121 d hal ·d d · [13 ' 141 c ange m a maten property, sue as a- 1 an c cogem e memory ev1ces , 
may also be expected to satisfy the internal stability condition and therefore exhibit a 
stable NDR curve without the requirement of negative differential capacitance. 
7. 7 Conclusions 
The first observation of stable negative differential resistance in a MISS device has 
been reported. Although this experimental result appears to conflict with both circuit 
theory and the theory of regenerative switching, a successful resolution of both points 
has been achieved. 
On the basis of simple Laplace analysis, it has been shown that if a large value of 
load resistance is used, then in-circuit stability of an NDR element becomes possible 
if that element has the property of negative differential capacitance. Furthermore, it 
has been shown that MISS devices would theoretically be expected to exhibit negative 
capacitance in the NDR region of their switching characteristic. However, dynamic I-V 
measurements appear to indicate that the property of NDC is lost when the device is 
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Zone of circuit 
stability 
Figure 7.18 ; The zones of stability of a negative differential resistance 
device with negative differential capacitance. 
oscillating since its quiescent point departs from the NDR curve for the greater part of 
each cycle. 
The question of how a regenerative switching device can be held in quiescence be-
tween its stable 'on' and 'off' states has been answered on the basis of the frequency 
limitations inherent in the device. It has been shown that the frequency at which a MISS 
device oscillates in its NDR region is determined principally by the R.C time constant 
of the circuitry around it. Any electronic device will take a minimum length of time 
to respond to a change in bias. In the case of a MISS, the minimum time is probably 
limited by the inversion layer discharging delay. Therefore, if the parasitic capacitance 
in parallel with the MISS is reduced sufficiently, the oscillation frequency will exceed 
the maximum (cut-off) frequency of the device. 
In terms of the regenerative feedback theory proposed in chapter 4, this stability 
condition may be considered to be equivalent to the small-signal gain of the current 
feedback loop falling below unity; 
G[Br·GnJT l /=/c < 1 (7.26) 
It is concluded finally that this condition will override that pertaining to circuit 
stability and furthermore that the notion of a cut-off frequency probably accounts for 
the stability observed in other types of current-controlled negative resistance device. 
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CHAPTER EIGHT 
Conclusions 
8.1 Negative Differential Capacitance 
The concept of NDC is obviously novel and it is a matter for conjecture what practi-
cal applications it might be put to. In an analogue circuit, the 90° phase shift introduced 
by an element with NDC will be in the same sense as that due to an inductor. However, 
a negative capacitance is quite distinct from an inductance in that its impedance bears 
an inverse rather than a direct proportionality to the signal frequency. An NDC element, 
if implementable, would therefore appear to present a whole new set of possibilities in 
analogue circuit design. 
However, several points have arisen during the course ofthis work which suggest that 
utilisation of the NDC is perhaps a forlorn hope. A point of major concern is that in the 
unstable, oscillating mode, the operating point of the MISS departs from its NDR curve. 
As such, the property of NDC is lost when the device is not operated in the steady state. 
To hold the device at a quiescent point on its NDR curve, a shallow load line is necessary, 
as discussed in chapter 7. Now, if a signal were to be applied to the MISS (through a 
high-pass capacitive filter for instance), the I-V locus of that signal would be along the 
load line, not along the NDR curve. Thus, an applied signal would also be expected 
to force the operating point of the MISS off its NDR curve with consequential loss of 
the NDC. In practical terms, the property of NDC, although conceptually well-founded 
and theoretically useful for explaining the stability of the NDR, may prove to be rather 
elusive. The application of a test signal is expected to result in the destruction of the 
desired effect. As a consequence, it would seem likely that the only means of measuring 
the NDC is by the indirect method described in section 7.3.1. Certainly, all attempts 
by the author to measure NDC using capacitance meters have been unsuccessful. 
A more general factor to consider, whatever the intended application of the MISS 
is the limited frequency range over which the device is able to respond. The highest 
oscillation frequency observed during the course of this work was only 5MHz. As such, 
even if the NDC effect was usable, the range of applications would be very restricted. 
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8.2 Applications of the MISS in Microelectronics 
In the introduction to this thesis, it was pointed out that most of the suggested 
applications of the MISS in integrated circuits are now redundant. As a memory element, 
or as part ofan oscillator circuit, the MISS presents no advantages over mature and well-
established MOS technologies. Following the discussion of chapter 5, a major problem 
would appear to be reduction of the holding current which does not scale with the device 
dimensions. It is difficult then, given the recent proliferation of MOS technology and 
continued advances in design rule reduction to below a micron, to see many remaining 
applications for the MISS. 
However, returning to the concept of the MISS as a switching device rather than 
as a logic element, one area where the device might still have a role is in 'smart power' 
applications. MOS circuitry is fast and power efficient when not under any load. How-
ever, at the output of an I.C, buffer circuitry is required to drive even the capacitive 
load presented by a bond pad if intolerable loss of speed is to be avoided. Here, the 
ability of the MISS to discharge or charge a reactive load rapidly may be useful. In-
deed, an inverting buffer circuit containing two MISS devices, as shown in figure 8.1, 
was suggested and patented by Sarrabayrouse et. al. fll in 1982. This configuration 
makes use of the capability of the MISS to pass a large current over a short period and 
subsequently remain in a high impedance state between switching transients. As such, 
the large change in output impedance of the MISS as it switches between its on and 
off states is put to use rather than its bistability. The authors reported that a hybrid, 
non-optimised inverter was capable of discharging a 100pF load in 50nS with an on:off 
state current dissipation ratio of f'J 104 . 
In an application such as this, the MISS is only used in the output stages and 
therefore in a low-density role to which it is probably better suited. 
8. 3 Limitations of the Epitaxial MISS 
Whatever the possible applications of the MISS in I.C.s, there remain two other 
practical considerations which prejudice its chances of being adopted; 
(a) The epitaxial form of the MISS is not amenable to integration, nor is it compatible 
with conventional MOS technology. All devices on the same substrate share a common 
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Figure 8.1; An inverter containing two MISS devices 
after Sarrabayrouse et. al. [1] 
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Figure 8.2; Schematic diagram of a MISIM lateral switching device 
after Darwish and Board [2] 
Figure 8.3; The bidirectional switching characteristic of a MISIM device 
fabricated with a tunnel oxide I-layer. Electrodes 30x80~m, 
separation 20~m. 
terminal which clearly imposes a severe restriction on the circuit design and prohibits 
most applications such as the buffer of figure 8.1. 
(b) The reproducibility of the intrinsic switching voltage of a two terminal MISS is likely 
to be poor. 
The first problem may be overcome by the adoption of a lateral configuration for 
the MISS, using a diffused or implanted, rather than an epitaxial pn junction. This 
offers several benefits; 
(i) High injection efficiency of minority carriers (holes) at the n-p + junction without 
the need for isolation. The p+ implanted region has its dimensions defined photolitho-
graphically and may thus be small. In addition, the abruptness and quality of the 
junction should be markedly improved. 
(ii) The processing required is more compatible with standard MOS technology; 
photolith I etching I implantation etc. 
(iii) All contacts to the MISS are on the top surface and independent of each other. 
The second problem of control over the switching voltage may be overcome by use 
of a third, or even a fourth control (or gate) terminal. Then, as in most thyristor 
applications, the tolerance on the intrinsic switching voltage, Vso, is relaxed. It is only 
necessary that Vso be greater than the maximum voltage the device is required to block. 
Switching is initiated, not by exceeding the Vso but by applying a base current to either 
the IBT or BJT in the MISS and thus reducing the switching voltage. 
8.4 Lateral Forms of the MISS Device 
8.4.1 MISIM 
A very simple variant of the MISS which has a lateral configuration is the metal-
insulator-semiconductor- metal structure, proposed and demonstrated by Board et. 
al. [2 ' 31 In this device, the forward biased pn junction is replaced by a forward biased 
MIS junction, as indicated in figure 8.2. As such, the structure is symmetrical and 
switching is possible whatever the polarity of the applied potential, a property which 
might be useful in some applications. 
A number of such devices have been fabricated in the course of the present study 
using tunnel oxide for the !-layers. However, they were characterised by a low yield, high 
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holding voltage and poor reproducibility. Indeed, it has not peen possible to obtain a 
truly symmetrical switching characteristic from any of the hundred or so devices tested. 
The characteristic shown in figure 8.3, which was obtained from a device with 80J.Lm x 
30j.Lm MIS contacts separated by 20J.Lm, is one of the better examples. These problems 
may be attributed to the poor reproducibility of the electrical properties of tunnel oxide 
layers, as discussed in chapter 3 and to the poor injection efficiency of a MIS junction 
as compared to a p+ -n junction. Thus, despite the obvious attraction of its inherent 
simplicity, the MISIM is not expected to be a viable component for microelectronic 
applications. 
8.4.2 The Three-Terminal Lateral M-1-n-p+ Switch 
Based on the arguments of the previous sections, it may be concluded that the form 
of MISS best suited to I.C. applications should be the lateral M-I-n-p+ structure with 
contacts either to the base of the IBT, figure 8.4( a) or to the base of the BJT, figure 
8.4(b). 
Despite some effort, it has not proved possible to fabricate the first of these struc-
tures, mainly due to the limitations of the facilities available at Durham. However, the 
second device has been successfully produced at the University of Southampton micro-
electronics centre as part of an SERC collaborative project. An extensive mask set was 
created by the author on the SERC 'PRIME' I.C. design system for the multiple pur-
poses of defining isolated epitaxial and lateral MISS device structures. Two batches of 
wafers were produced using fabrication processes devised by the author which were as 
close to a standard CMOS process as possible. However, difficulties arose in the course 
of both fabrication runs due mainly to the minor modifications required to the normal 
process sequence. Despite these problems, a number of devices from the first batch 
were found to function albeit with very poor reproducibility and yield. Figure 8.5(a) 
shows the switching characteristics of a three-terminal lateral MISS with the geometry 
indicated in figure 8.5(b ). In this particular device, p+ and n+ implanted stripes were 
aligned on either side of the lOOJ.Lm square MIS contact with a separation of lOJ.Lm. 
The low-doped epitaxial layer was grown on an n+ substrate in the hope of achieving 
a degree of confinement of the minority holes in the upper layer. It can be seen from 
the switching characteristics that the effect of a positive base current (negative bias on 
the n + contact) is to considerably reduce the switching voltage below its intrinsic value 
(Ib = 0), as expected. Indeed, a current of only 250/LA is required to reduce the switch-
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Figure 8.5; (b) Schematic cross-section diagram of the switching device. 
(c) Plot of the control curve, V s against I B obtained from (a). 
ing voltage below the holding voltage. Moreover, the opposite effect is achieved if the 
base current is reversed but with a rather lower efficiency of control. The effect of the 
base current is summarised in figure 8.5(c), from which a maximum control efficiency, 
8Vs/8IB of 56.2 kn may be extracted. 
8.5 Future Trends in MISS Switches 
In the final analysis, it has to be concluded that the MISS is not a very likely 
candidate for future VLSI circuits. Any realistic application will be where there is a 
need for a robust and easily manufactured switching device, working in the range of 
about 5 to 60 Volts. The MISS might be either a discrete component or form part of 
the output stage of an I.C. The semi-insulator used would probably be SRO which is 
easily and cheaply deposited and does not have to withstand such high fields as tunnel 
oxides. 
Two particular fields in which these criteria are met are automotive electronics 
(12V standard line voltage) and telephony (50V standard in Britain). In the former, 
much greater use of electrical instrumentation is foreseen in the near future and suit-
able devices will be required to form the interface between the low-power MOS control 
electronics and the high power devices (lamps, motors displays etc.) being controlled. 
However, some improvement would have .to be be achieved in the holding voltage of 
the MISS (whereas in a switching application, the holding current is ofless importance). 
In view of the current densities that the MISS would have to pass in such applications, 
it is clearly intolerable to have more than about one volt dropped across the device in its 
on-state. Otherwise, the power dissipated internally would be excessive and probably 
lead to failure. 
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APPENDIX A 
Laplace Analysis of NDR in a Circuit 
In order to analyse the response of a circuit containing a NDR element, it is most 
practical to treat a notional circuit given in figure A.1 which contains a minimum of 
lumped elements. Here, L is representative of the inductance of the connecting leads and 
RL is the total series load in the current loop. C consists of the parallel combination of 
the effective capacitance of the MISS (which may be negative), the lumped effect of all 
the distributed capacitance in the circuit wiring and other circuit components plus any 
extra capacitance that may be connected in parallel with the MISS. R is the negative 
differential resistance component of the MISS impedance, 6V/6I. 
From this circuit, the small change in the device potential, D. V(t) that will arise 
from a small change in the supply voltage, D.Vs(t) is given by; 
(A1) 
Now, ifthe perturbation of the supply potential is assumed to take the form D. Vs.6(t), 
where 6(t) is a delta function, the Laplace transfer of this function becomes; 
D.Vs(s) = C[D.Vs.6(t)] = D.Vs.C[6(t)] = D.Vs.1 (A2) 
The response of the system to such a perturbation is therefore given by (A1) and 
can be put into the complex frequency domain by the transfer function; 
H 8 _ D.V(s) -c(D.V(t)) _ R ( ) - D.Vs(s)- D.Vs(t) - R+ (1 + sCR).(RL + sL) (A3) 
which can be simplified to; 
1 1 
H(s) = LC' (s +a+ .;-pj2).(s +a- .;-p/2) (A4) 
where a and {3 are defined as; 
and {3 = (L + RRLC)2 _ 4(R + RL) LCR LCR (AS) 
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Figure Al; The 'lumped' element equivalent circuit 
considered in the Laplace analysis. 
The inverse transform of this expression then gives the impulse response of the 
system in the time domain; 
or alternatively; 
-2 (~ ) h(t) = LC~· exp( -at). sinh 2 .t (A7) 
There are two possible ranges of solution for this response function, depending on 
whether {3 takes (I) a negative or (II) a positive value. 
Case {I); {3 negative. 
For {3 < 0, ~may be considered as j.~ where {3 now represents the magnitude 
of this parameter. Using the trigonometric relation sinhj.(A.x) = j.sin(A.x), equation 
(A7) may be rewritten as; 
(AS) 
Clearly the response in this case is a sinusoidal oscillation whose amplitude either 
decays (for a > 0) or grows (for a < 0) exponentially with time, or remains constant 
in the specific case a = 0. Thus, only the condition a > 0 provides a stable response of 
the circuit if {3 < 0. 
Examining the parameter a from (A5) where R = -IRI represents an NDR element; 
(A9) 
the requirement for a stable response is simply; 
(AlO) 
If, however, the capacitance, C also takes a negative value, -ICI, this condition is 
satisfied independently of the size of the load; 
R<O, C<O::::}a>O (All) 
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Clearly then, for the case j3 < 0, the response of a circuit containing a negative 
resistance element will be stable if the net capacitance in parallel with that element is 
also negative. It is now necessary to consider the circuit parameters required to ensure 
j3 < 0. The expression for j3 in (A5) may be rearranged, after substitution of R = -IRI, 
as· 
' 
f3 _ L 2 + (IRI.RL.C) 2 + 2.IRI.R£.C.L- 4.IRI 2.C.L 
- (L.C.IRI)2 
(L + IRIRLC) 2 - 4IRI2 LC 
(LCIRI) 2 
(A12) 
Now, assuming the capacitance, Cis positive, the condition for j3 < 0 may be stated; 
(A13) 
Taking typical values for the parameters L, C and IRI of lOJ-tH, lOOpF and 10H2 
respectively, the value of load resistance required to maintain stability is RL < 600r2. 
Such a value clearly contravenes the condition for a unique quiescent point in the NDR 
region of an 'S-type' characteristic, RL > IRI. Thus, j3 < 0 is not satisfied for realistic 
values of the circuit elements if the parallel capacitance is positive. 
However, for negative values of small signal capacitance, C = -ICI, (A12) becomes; 
f3 = L 2 + (IRI.RL·ICI)2 - 2.IRI.RL·ICI.L + 4.IRI 2.ICI.L (Al4) (L.ICI.IRI)2 
As such, j3 < 0 requires; 
(A15) 
Using the previous values for L, C and R and evaluating the terms in (A15), it 
can be shown that the left-hand side is always very much less than the right-hand side 
whatever the magnitude of the load. 
In conclusion then, Case (I) can not arise if the capacitance is negative, nor is it 
likely to arise if the capacitance is positive. 
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Case (II); f3 positive. 
Returning to the impulse response equation (A6), it can be seen that the fluctuation 
in the device voltage 8V(t) due to a perturbation 8Vs(t) will only decay if both the 
exponents (a+ v'f3/2) and (a- v'f3/2) are positive. 
(a) Assuming C is positive. 
Since in Case (II) f3 is by definition always positive, the first term (a + y'{3 /2) will 
be positive if a > 0. From (A9), this condition corresponds to; 
(A16) 
In a practical circuit, this inequality holds unless the inductance is very large. For 
instance, taking a load of lOk!l and JRJ = lOk!l, JCJ = 100 pF, (A16) is only untrue for 
L > O.OlH. 
From (A9), the second term, (a- v'f3/2) will be positive if; 
1 RL v'f3 
a=- 2C.JRJ + 2L > 2 (A17) 
or, restated; 
13 ( JRJ.RL.c- L) 2 < LCJRI (A18) 
Substituting for f3 from (A12), this inequality may be reduced to; 
(A19) 
which forbids a unique operating point on the NDR curve. As a consequence, it is not 
possible to observe stable NDR in a current controlled, 'S-type' I-V characteristic if the 
parallel capacitance in the measuring circuit is positive. 
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(b) Assuming C is negative. 
Substituting C = -ICI in expressions (A9) and (A12), a and (3 become; 
1 RL 
a= 2ICI.IRI + 2L and 
(3 = (L -IRI.RL·ICI)2 + 4jRj2.jCj.L 
(L.jCj.jRI)2 (A20) 
In this case, both a and (3 and hence the term (a+ .JTJ/2) in (A6) are always 
positive. Moreover, the requirement for the term (a - vflJ /2) to be positive is (3 > 4.a2 
or, substituting for a and (3; 
(L -IRI.RL·ICI)2 + 4jRj 2.jCj.L ( 1 RL) 2 
(L.jCj.JRI)2 > 4. 2ICI.IRI + 2L (A21) 
which simplifies to; 
(A22) 
Thus, it may be concluded that stable NDR may be measured with RL > IRI if the 
differential capacitance in the measuring circuit is negative. 
To summarise, as shown in the table below; 
(i) Where the parallel capacitance is positive, one stability condition is RL > 
L/IRJ.C and this may be satisfied. However, a further condition is that RL < IRI 
which does not provide for a unique operating point on the NDR curve. 
(ii) Where the parallel capacitance is negative, the circuit is stable for RL > IRJ. 
c > 0 c < 0 
RL > 1frc VRL 
(3<0 but for (3 < 0, C < 0 but (3 < 0, C < 0 
require very low RL not possible 
RL > 1frc 
(3>0 RL > IRI 
and RL < IRI 
No stable operating point Stable condition 
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APPENDIXB 
The Silicon Surface Field in Depletion and Inversion. 
A rigorous derivation of the electric field strength in the surface depletion layer of 
a reverse biased MIS diode must start from Poissons equation. This may be stated in 
general as; 
82~ p 1 
-8 2 = -- = --.[Njy- Ni + p(x)- n(x)] X E8 .E0 E8 .E0 (Bl) 
where NA_ and N"jy are the ionised acceptor and donor densities and p( x) and n( x) the 
free hole and electron concentrations within the depleted layer. For n-type silicon, N A 
may be neglected and the latter are given by; 
(~-e) p(x) = PnO· exp Vr and n( x) = nno. exp (-~) (B2) 
Here, PnO = nt / N D and nno = N D are the equilibrium concentrations of holes and 
electrons in the neutral n-type silicon at room temperature and Vr = kTjq as usual. 
The electric field, £ at any point, x, in the depletion layer may be obtained from 
(Bl) by noting; 
&(x) = -8~(x) 
8x (B3) 
Then £s may be obtained from (Bl) by integrating between the boundary conditions 
at the silicon surface (where £(0) =£sand ~(0) = ~s) and the edge of the depletion 
region (where &(Ws) = 0 and ~(Ws) = 0); 
£s 1/Js 
J q j n~ (~-e) ( ~ ) &.d£=-Es.Eo. Nn+ Nn.exp Vr -Nn.exp -Vr .d~ (B4) 
0 0 
with the solution; 
- = ---. Nn.~s + Vr.-. exp - Vr.Nn. exp --&§ q [ n~ (~s- e) ( ~s)] 
2 Es.Eo Nn Vr Vr 
(B5) 
For a modest reverse bias such that ~s > 3Vr and for low current levels, the 
space charge of free electrons in the depletion layer may be neglected with little error. 
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Then, noting the surface hole concentration p(O) = nt /Nn. exp( 7/Js- ~/Vr ), a simplified 
expression for £s is obtained; 
1/2 [ ]1/2 
_ (2.kT.Nn) 7/Js p(O) £s-- -+-
E8.Eo Vr Nn (B6) 
Here, the two terms in square brackets represent the contributions to the total field from 
(i) the depletion charge due to fixed uncovered donor ions and 
(ii) inversion layer charge due to free holes at the surface. 
For a MIS diode in depletion, before the onset of weak inversion, the term involving 
p(O) may also be neglected and (B6) reduces to; 
1/2 [ ]1/2 £s(dep) = _ (2.kT.Nn) 7/Js 
€8 .€0 Vr 
(B7) 
It is sometimes useful, however to consider these two volumes of charge as sheets of 
charge with negligible thickness at the 1-S interface. For instance, the charge density on 
the metal, QM (Cjcm2) may be given in terms of the total notional sheet charge in the 
semiconductor, Qs by the so called 'charge neutrality' equation; 
(B8) 
Here, Q 88 represents the contribution from surface states which are also treated as 
a lamella of charge located at the interface. Qs (C/cm2) may be considered to consist 
of the sum of depletion and inversion charge reduced to two dimensions; 
where Qdep and Qinv are given by the integrals; 
Ws 
Qdep = q. j Nn.dx = q.Nn.Ws 
0 
and 
X; 
Qinv = q. J p(x).dx 
0 
(B9) 
(BlO) 
Although the depletion approximation facilitates a simple solution for Q dep' evalua-
tion of Qinv is more difficult. The hole population near the interface must be integrated 
between the surface, x = 0 and the plane x = Xi which is defined where the weak 
inversion condition EFp = Ei is satisfied. 
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Under similar circumstances, Brewsl1l in a 'charge sheet model' of the channel of 
a MOS transistor avoided evaluating Qinv by this means. Instead, he used the Gauss 
law relations, Qs = E8 .E0 .£s and and Qdep = E8 .E0 .£s(dep) which, substituted into (B9) 
yield; 
(B11) 
Then, substituting from equations (B6) and (B7); 
( )1/2{·(7/Js p(O))l/2 (7/Js)l/2} Qinv =- 2.kT.Es.Eo.Nn VT + Nn - VT (B12) 
REFERENCE 
J.Brews, Solid State Electronics 21 345 (1978) 
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APPENDIX C 
The Mask Set for Fabrication of Experimental 
Epitaxial and Lateral MISS Devices at Durham. 
A set of masks has been designed and fabricated by the author for the purpose of 
defining both lateral and epitaxial MISS devices with the option of V-groove isolation. 
The layouts of eight masks were created on the SERC 'PRIME' system for I.C. design. 
Hard copies, obtained at a size corresponding to 134 x the desired dimensions of the 
masks, were then used as templates for transfer of the patterns to 'Stabilene' (otherwise 
known as 'Rubylith') film using the 'cut-and-strip' technique. The first reduction was 
achieved by mounting the finished Stabilene sheets on a light box and photographing 
them using a Sinar camera at f22 onto a Kodak 'High Resolution Plate' (HRP). This 
provided the negatives for the second reduction stage which involved creating 4 x 8 
arrays of each image on HRP's using a step-and-repeat camera. 
The mask identities and details of their intended applications are given in table B.l. 
Mask# Purpose 
1 V-groove isolation. 
2 Gate oxide windows. 
3 Diffusion windows. 
4 MIS windows. 
5 Substrate contact windows. 
6 Metallisation mask. 
7 Supplementary metal mask. 
8 Diffusion windows. 
(complement of #3) 
Table B.l 
Details of the eight masks created in-house for the 
photolithographic processing of 
experimental MISS devices 
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The eight masks are shown superimposed in figure C.1 and the bond pad of each 
discrete device is labelled with its identifying number. 
Devices in the series 1 to 8 have stripe-geometries (defined by mask # 4) and were 
intended to take the forms of alternate p+ doped emitters and MIS collectors, thus 
forming a sequence of parallel lateral M-I-n-p+ switching devices. Masks #3 and #8 
serve the purpose of selecting which of the parallel stripes etched into the field oxide are 
doped and which host the MIS contact. Unfortunately, lateral devices of this type that 
have been fabricated by the author have failed to work, due, it is thought to imperfect 
masking of the MIS windows from the boron doping. Similarly, these masks have been 
used to fabricate working lateral MISIM switches and could be used to form MISM 
devices. Mask #6 serves its usual purpose of defining the top contact metallisation and 
bond pads. Mask #2 was included to provide the option of a gate oxide between the 
parallel stripes. The intention was to etch a large window in the field oxide and grow 
a gate oxide prior to definition of the stripe windows. It was then hoped to form metal 
gate contacts using a combination of mask #6 as a 'lift-off' mask and mask #7 as an 
etch mask. 
The remaining devices, in the series 9 to 17, all have square geometries. Numbers 
9 to 13 have the same nominal MIS contact area of (20 J.Lm) 2 but have epitaxial pn 
junction areas, defined by V-groove isolation (mask #1), varying in the sequence [100 
J.tm] 2, [120 J.tm] 2, [160 J.Lm) 2 and (240 J.LmJ2. Device 13 is not isolated. 
Numbers 14 to 17 have the same mesa dimensions, [120 J.tmJ2, but have MIS contacts 
increasing in size in the sequence [10 J.tmJ2, [20 J.tmJ2, (30 J.tmJ2 and (40 J.tm) 2. 
Finally, it should be mentioned that mask #5 was included to allow the definition 
of contact windows to the p+ substrate revealed at the bottom of the isolation moats. 
However, contact to the back face of the p+ substrate was found to be quite adequate 
for the purpose of these investigations and mask #5 has not been required. 
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Figure C.l; The mask set created by the author for the fabrication of 
lateral and isolated epitaxial MISS devices. The 8 masks 
are shown superimposed. 
APPENDIXD 
Ellipsometry 
Ellipsometry is a non-destructive optical technique which is used for the measure-
ment of the thickness and refractive index of thin transparent films and is easily applied 
to the case of oxides on silicon [lJ • The technique involves the determination of the 
effect of a sample on the state of polarisation of a monochromatic light beam. 
The ellipsometer used for the present study was built in-house at Durham and 
is configured in a 'PCSA' (polariser - compensator - sample - analyser) sequence, as 
shown in figure D 1 [21 • The purpose of the polariser (a rotatable polarising plate) and 
compensator (a quarter wave plate) is to provide an elliptically polarised beam of light. 
The sample is inclined at 20° to the beam axis and the analyser plate is located in the 
path of the reflected beam. The incident elliptically polarised light undergoes multiple 
reflections at the film-air and film-substrate interfaces and emerges with its state of 
polarity altered. For particular states (or 'zones') of elliptical polarisation of the incident 
beam, a linearly polarised reflected beam will result. The angle of polarisation of the 
reflected light is then measured by adjustment of the analyser plate to obtain extinction 
(cross-polarisation). 
In order to obtain cross polarization, it is necessary to alternately adjust the polariser 
and analyser plates, an operation which is performed manually on the system used. 
The extinction condition (null) is found at first by eye and then more accurately using a 
photomultiplier tube and meter. At the null, the angles of the two plates provide the two 
measured parameters, \II and ~ necessary for the determination of the two unknowns, 
n and dox, through the simple relations; 
\II = A (the analyzer angle) and ~ = 2P + 90° (P, the polarizer angle) 
The sharpness of the null depends on the lateral uniformity of the transparent film, 
both in terms of its thickness and composition, across the sampled area (several square 
millimetres in the present case). Broad nulls are generally detected for tunneling thick-
ness oxides, indicating some non-uniformity on this scale. However, in this thesis, as in 
published work, no attempt has been made to quantify the effect. 
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Figure D 1; Schematic diagram of the ellipsometer used for the measurement of thin films on silicon. 
The basic equation of ellipsometry is; 
where p is the ratio of the parallel and perpendicular complex reflection coefficients, 
p = Rp/ R 8 • The calculation of n and dox from \ll and ~ is very complicated [JJ • As 
such, it is normal practice in ellipsometry to produce tables or graphs of \ll and ~ 
(calculated for a given substrate, light wavelength and angle of incidence) as functions 
of dox for a range of n values. A typical set of curves obtained by this means for the case 
of a silicon substrate is shown in figure D2( a). Here, the range of n values is close to 
that of bulk silica (1.462) and is thus relevant to the study of tunnel oxides. Important 
features to note in these plots are that the curves converge for d0 x < lOOAand that the 
film thickness is a strong function of the \ll parameter, making a precise determination 
more difficult in this range. Figure D2(b) shows the curve for n = 1.46 expanded over 
dox = 0 to 100A. 
Similar curves have been produced for the range of refractive indices relevant to 
silicon rich oxide films and are shown in figure D3. However, in practice these graphs 
were not used since more accurate data may be extracted by computation. A program 
written by Dr D.Buchanan (Dept. of Applied Physics and Electronics, University of 
Durham) to calculate \ll and~ from nand d was adapted by the author to automatically 
find a best fit to the measured values by incrementing n in steps of 0.005 and, within 
those steps, incrementing d by 0.5A. By this means, n and d may be extracted to a 
much greater degree of accuracy than is inherent in the measurement technique itself. 
Experimental errors arising in null detection and in the initial calbration of the apparatus 
are expected to amount to about lOA [2! , far exceeding the increments used in the 
computation. 
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Figure D2; (!II.~ ) plots computed as continuous functions of thickness 
for various values of refractive index; 
(a) n=1.3 to n=l.6 
(b) n=l.46, d=O to lOOA 
Figure D3; ( .P,Ll) plots computed as continuous functions of thickness 
for a range of values of refractive index typical of SRO films; 
(a) n=1.8 to n=2.4 
(b) n=2.5 to n=3.3 
(a) 
(b) 
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